531NB373M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531NB373M000DG

531NB373M000DG: DescriptionLVDS Output Clock Oscillator, 373MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NB373M000DG Overview

LVDS Output Clock Oscillator, 373MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NB373M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	373 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Thyristor furnace temperature regulation circuit

Use 2 PS3001 light switches

Cotton humidity detection circuit

Ultrasonic humidifier circuit

Circuit using LS7210 to obtain delay from 1 to 31min

Audio power amplifier TDA2004 application circuit

How to use the FSMC synchronization mode of STM32F103VC?: I would like to ask the moderator if there are any relevant application notes. I can read and write using asynchronous mode, but it will jump to the hardware error interrupt when using synchronous mod...; shouyuxu stm32/stm8

LPC54102 FFT (Fast Fourier Transform) Application Dual Audio Soft Decoding DTMF (Double Tone Multi Freque...: [i=s] This post was last edited by littleshrimp on 2015-4-14 12:16 [/i] [font="][size=10.5pt]LPC54102FFT[/size][/font][font=宋体][size=10.5pt](Fast Fourier Transform)[/size][/font][font="][size=10.5pt] ...; littleshrimp NXP MCU

My thoughts on learning embedded systems: [table=72%,#ffffff][tr][td=1,1,97%][table][tr][td]I keep seeing netizens posting on the forum asking how to get started with learning embedded systems. Personally, I think it depends on personal inter...; 呱呱 Embedded System

What are the differences in hardware between blocking assignment and non-blocking assignment?: According to my summary, the sentences of begin-end statement are executed sequentially; the sentences of fork-join statement are executed in parallel; blocking assignment "=" calculates expression an...; eeleader-mcu FPGA/CPLD

【TI Wireless Theme Collection】+ TI's wireless products with different architectures: 【TI Wireless Theme Collection】+ TI's wireless products with different architectures. Here is a rough list of TI wireless products that you know about. 1. Unlimited control platform CC2500 can be paire...; 蓝雨夜 Wireless Connectivity

【R7F0C809】----In-depth understanding (3) Relatively complex ADC: [i=s]This post was last edited by youki12345 on 2015-10-11 17:28[/i] [align=left]ADC has always been a must-have peripheral for microcontrollers, and R7F0C809 is no exception. Compared with other peri...; youki12345 Renesas Electronics MCUs

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components