EEWORLDEEWORLDEEWORLD

Part Number

Search

534AA000019BG

Description
LVPECL Output Clock Oscillator, 176.09515MHz Nom, ROHS COMPLIANT, SMD, 8 PIN
CategoryPassive components    oscillator   
File Size3MB,43 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

534AA000019BG Overview

LVPECL Output Clock Oscillator, 176.09515MHz Nom, ROHS COMPLIANT, SMD, 8 PIN

534AA000019BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresIT CAN ALSO OPERATE AT 156.83250 MHZ, 167.33165 MHZ AND 172.09515 MHZ
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number534
Installation featuresSURFACE MOUNT
Nominal operating frequency176.09515 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si534
Q
U A D
F
R E Q U E N C Y
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
FS[1]
7
NC
OE
GND
1
2
3
8
FS[0]
6
5
4
V
DD
Description
The Si534 quad frequency XO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a low jitter clock at high frequencies. The Si534
is available with any-rate output frequency from 10 to 945 MHz and select
frequencies to 1400 MHz. Unlike a traditional XO where a different crystal is
required for each output frequency, the Si534 uses one fixed crystal to
provide a wide range of output frequencies. This IC based approach allows
the crystal resonator to provide exceptional frequency stability and reliability.
In addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low jitter clocks in noisy environments
typically found in communication systems. The Si534 IC-based XO is factory
configurable for a wide variety of user specifications including frequency,
supply voltage, output format, and temperature stability. Specific
configurations are factory programmed at time of shipment, thereby
eliminating long lead times associated with custom oscillators.
CLK–
CLK+
(LVDS/LVPECL/CML)
FS[1]
7
NC
OE
GND
1
2
3
8
FS[0]
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
FS[1]
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
FS[0]
(CMOS)
OE
GND
Rev. 1.0 7/06
Copyright © 2006 by Silicon Laboratories
Si534
(Is the result obtained by KernelIoControl on ppc unique? Is there any difference on other systems and devices? Is the result obtained unique?
(Is the result obtained by KernelIoControl on ppc unique? Is there any difference on other systems and devices? Is the result obtained unique?...
IQ46 Embedded System
【GD32307E-START】Development practice->Add display to the development board to light up 128*64 LCD
In order to facilitate human-computer interaction and display information, a self-made 128*64LCD dot matrix screen is added to the GD32307E-START development board to facilitate subsequent advanced de...
ylyfxzsx GD32 MCU
How to install virtual machine on SinA33 development board
[i=s]This post was last edited by babyking on 2018-11-30 16:51[/i] [color=#333333][font=微软雅黑][size=18px]Today I got a Corethink development board, model SIN-A33, which uses Allwinner's A33 chip. Unlik...
babyking Linux and Android
dsp28335 control asynchronous motor problem
How to use dsp to realize six-way high and low level output to control the on and off of six igbts to control the rotation of asynchronous motor, just let the motor rotate. What I have now is made wit...
nada123 DSP and ARM Processors
Asking for advice on setting timing margin when synthesizing
I would like to ask you experts, how to decide how much timing margin to set during synthesis at a certain process node. For example, at 65nm process, this project decides to use 15% timing margin. So...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1894  1510  889  724  2470  39  31  18  15  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号