EEWORLDEEWORLDEEWORLD

Part Number

Search

550AC78M0867BG

Description
LVPECL Output Clock Oscillator, 78.0867MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size556KB,44 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

550AC78M0867BG Overview

LVPECL Output Clock Oscillator, 78.0867MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550AC78M0867BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Maximum control voltage3.3 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability50%
JESD-609 codee4
Manufacturer's serial number550
Installation featuresSURFACE MOUNT
Nominal operating frequency78.0867 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si550
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(V CX O)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 6.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si550
[Warehouse temperature and humidity automatic control simulation system] 3. RSL10 BLE Mesh networking first experience
[i=s] This post was last edited by sunduoze on 2021-7-24 19:27 [/i] #### Display#### Preparation **Goal**: Use ON-IDE environment, RS10-002GEVB board + RSL10-SENSE-DB-GEVK to implement Mesh networking...
sunduoze onsemi and Avnet IoT Innovation Design Competition
Please help, which expert can recommend a bandpass filter implemented by analog circuit?
I need help. Can any expert recommend a bandpass filter implemented by analog circuit? The signal to be filtered is an AM wave containing two frequency components, 50k and 400k, as shown in the red wa...
wangminabc Analog electronics
About the temperature sampling LED display problem of mspg2553
I have a question, please help me. It's about my pins. My Vss and K are connected to the GND on the microcontroller, VDD and A are connected to the VCC of the microcontroller, [color=#333333][backcolo...
第八秒钟 Microcontroller MCU
Topics raised by the fact that mobile phone batteries are almost non-removable
How many people have complained about the non-removable mobile phone batteries? Anyway, I once changed my mobile phone and was troubled for a long time because the battery of a mobile phone I liked wa...
qwqwqw2088 Analogue and Mixed Signal
Can CCS5.1.1.00031_win32 be installed on a 64-bit computer?
Texas Instruments is going to hold a ceremony to give away free launchpads at my school. The teacher gave me this software and asked me to ask my classmates to install it (CCS5.1.1.00031_win32). Howev...
wanzhuanxiaok Microcontroller MCU
How to convert a cluster of control lines across clock domains?
Premise: The control lines are synchronized and have a timing relationship . How to perform cross-clock domain conversion inside the FPGA? If the control line comes from outside the chip and needs to ...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2351  336  2506  2192  2745  48  7  51  45  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号