531MA314M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531MA314M000BG

531MA314M000BG: DescriptionLVPECL Output Clock Oscillator, 314MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MA314M000BG Overview

LVPECL Output Clock Oscillator, 314MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MA314M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	314 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

The dead OPA37-head preamplifier circuit

Energy-saving multipurpose electronic rectifier circuit

Z type valve electric device control circuit

DC converter output voltage setting method Negative output voltage case circuit diagram

LM2577 basic application circuit diagram

Computer motherboard circuit diagram 815 3_28

Can SD cards be written in blocks smaller than 512 bytes at a time?: I can now write blocks of 512, but not smaller ones. For example, I can't write 16 bytes, but I can read 16 bytes without any problem.The SD card manual says that the SD card can set the read and writ...; bogedahan12 stm32/stm8

Ask Mr. Xia: Teacher Xia: Hello, first of all, thank you very much for answering our questions. I really appreciate it. There are too few people doing good deeds nowadays. It is a bit unrealistic for teachers to a...; swgwy1985 FPGA/CPLD

Implementing HIVE registry on SD card, screen goes blank: 1,02400" (0x0000400) 1,02400 (0x0000400) 0,000000 (0x00000400) 1,02400 (0x00000400) 0,000000 (0x00000400) 1,02400 (0x00000400) 0,000000 (0x000000400) 0,000000 (0x000000400) 1,02400 (0x00000400) 0,0000...; wanghai8521 Embedded System

I recently helped someone tune LF2406A, and I have some knowledge about TI's low-end Flash DSP. Welcome to exchange ideas.: The most impressive thing is that Flash is mapped to PM, with only a small amount of SRAM on the chip; this makes the Load Program method completely ineffective during program debugging, and always pr...; philoman DSP and ARM Processors

EEWORLD University Hall----FPGA Video Transmission: FPGA video transmission : https://training.eeworld.com.cn/course/2133In this example, two VEEK-MT FPGA development platforms are used to transmit video to each other through analog-to-digital converte...; chenyy FPGA/CPLD

MaixSense R329 development board Tina system test: This time, we will conduct a power-on experiment on the development board. First, we will burn the Tina system. The Tina system is a system developed by Allwinner for the modified OpenWRT1404 . It is ...; zzx1997 Domestic Chip Exchange

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components