EEWORLDEEWORLDEEWORLD

Part Number

Search

550BD1046M00BG

Description
LVDS Output Clock Oscillator, 1046MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size556KB,44 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

550BD1046M00BG Overview

LVDS Output Clock Oscillator, 1046MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550BD1046M00BG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Maximum control voltage3.3 V
Minimum control voltage
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability50%
JESD-609 codee4
Manufacturer's serial number550
Installation featuresSURFACE MOUNT
Nominal operating frequency1046 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size177.8mm x 127.0mm x 41.91mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Si550
V
O L TA G E
- C
O N T R O L L E D
C
R Y S TA L
O
S C I L L A T O R
(V CX O)
10 MH
Z T O
1.4 G H
Z
Features
Available with any-rate output
frequencies from 10 MHz to
945 MHz and selected frequencies
to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance
3x better frequency stability than
SAW based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, & CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Lead-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET / SDH
xDSL
10 GbE LAN / WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 6.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 is available with
any-rate output frequency from 10 to 945 MHz and selected frequencies to
1400 MHz. Unlike traditional VCXO’s where a different crystal is required for
each output frequency, the Si550 uses one fixed crystal to provide a wide
range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In
addition, DSPLL clock synthesis provides superior supply noise rejection,
simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems. The Si550 IC-based VCXO is
factory configurable for a wide variety of user specifications, including
frequency, supply voltage, output format, tuning slope, and temperature
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK–
CLK+
Fixed
Frequency
XO
Any-rate
10-1400 MHz
DSPLL
®
Clock Synthesis
ADC
Vc
OE
GND
Rev. 0.5 7/06
Copyright © 2006 by Silicon Laboratories
Si550
MSP432 development board serial port debugging
First, debug the serial port to facilitate the next step. First, check the code example provided by TI, which is in TI's MSPWare code package. The comments are as follows://***************************...
fish001 Microcontroller MCU
Microcontroller memory technology for smart batteries
Microcontroller Memory Technology for Smart Batteries (Transferred) Microcontroller Memory Technology for Smart Batteries Ron Cates, Microchip  Most smart batteries require a microcontroller (MCU). Th...
zbz0529 Power technology
Switching power supply design
[i=s] This post was last edited by paulhyde on 2014-9-15 09:43 [/i] Switching Power Supply Design.pdf...
hnbcyrnd89 Electronics Design Contest
Anyone seen the post about TI's recent seminar on the forum a few days ago? Please provide the link
[i=s]This post was last edited by dontium on 2015-1-23 12:43[/i] [color=rgb(68, 68, 68)][backcolor=rgb(255, 255, 255)]Has anyone seen the post about TI's recent seminar on the forum a few days ago? Pl...
j03128 Analogue and Mixed Signal
A newbie posted a message asking for help on porting STVD project to IAR
I have just started using IAR and don't know how to port the STVD project. After copying the header file and source file, it always reports an error saying that it is not defined: puzzle: Is it define...
有了这种人 stm32/stm8
Please guide me on how buck-boost works
As a newbie in the industry, I don't quite understand how buck-boost works. Can anyone explain it to me?...
逆乱灬 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 481  2538  2353  1127  1857  10  52  48  23  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号