EEWORLDEEWORLDEEWORLD

Part Number

Search

530SC1318M00DG

Description
LVDS Output Clock Oscillator, 1318MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530SC1318M00DG Overview

LVDS Output Clock Oscillator, 1318MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SC1318M00DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1318 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
MP3 Repair Ideas
1. Reasons for not booting or finding disk 1. Replace 66EP (1.5V voltage regulator). Example: 918 2. Program lost, re-upgrade. Example: 918 802 3. Crystal oscillator is bad, desoldering, false welding...
zhuxl Mobile and portable
How to solve the problem of ATmega88v programming prompting initialization failure?
How to solve the problem of initialization failure when programming ATmega88v (AVR) microcontroller?...
wqp MCU
It turns out there is such a profession as engineer motivator!
Recently, the HR department broke a hot news to us. The company is recruiting - Engineer Encouragement Masters! I hope that their presence will greatly improve everyone's work efficiency and work moti...
AnyMax Talking
Xilinx DDS Compiler IP core usage issues, experts who have used it can take a look
I want to do digital quadrature in FPGA, so I need to use DDS IP core, version 5.0, but after two days of research, I still can't produce a satisfactory sine wave. The waveforms captured by ChipScope ...
zzggxx007 FPGA/CPLD
[ST MEMS waterproof pressure sensor LPS27HHW review] + comparison and application between 2 drivers (and final report)
[i=s]This post was last edited by jinglixixi on 2021-2-11 01:14[/i]Because the driver of LPS27HHW was blocked, the evaluation process was slowed down. Fortunately, with the guidance and help of the ad...
jinglixixi MEMS sensors
Touchpad on clothing
[i=s]This post was last edited by 5525 on 2016-5-25 21:05[/i] Google's sister company has developed clothes made of new material fibers, and they also have touch screens....
5525 Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1955  2227  232  1234  2075  40  45  5  25  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号