530FA1106M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530FA1106M00DG

530FA1106M00DG: DescriptionLVDS Output Clock Oscillator, 1106MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FA1106M00DG Overview

LVDS Output Clock Oscillator, 1106MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FA1106M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1106 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Ceiling fan circuit diagram that can automatically start according to room temperature

Triac relay contact protection circuit

Platinum thermal resistance Pt100 temperature measurement circuit

Audio power amplifier circuit

4.8MHz oscillation circuit

Check the triac with a digital multimeter

Ask for help #include "ras.h" problem: This is the compilation result of the code example IESIMPE in PB under EVC, D:\Program Files\Windows CE Tools\wce500\STANDARDSDK_500\Include\x86\afdfunc.h(46): fatal error C1083: Cannot open include f...; ykfall Embedded System

I installed vs2005 first, then installed Embedded CE 6.0. However, OS build root always fails. How do I set WinceROOT?: Install vs2005 first, then install Embedded CE 6.0. When using vs2005 to create a Platform Builder for CE 6.0 project, it prompts that WINCEROOT must be set before it can be used. Can someone please t...; 冬小麦 Embedded System

[ACTEL technical question] When Waveformer generates the stimulus file, the evaluation version cannot be saved. What's going on?: When I clicked Waveformer to generate stimulus files , it said This is an evaluation copy of Waveformer lite and is not ******d for commercial usage. You may distribute unalered copies of this freely....; eeleader FPGA/CPLD

Electronics Engineers' Masterpiece - Ten Talks on Capacitors: [size=13px]Usually, how should we choose a suitable capacitor for our circuit? I think the following points should be considered: 1. Electrostatic capacitance; 2. Rated withstand voltage; 3. Capacitan...; xiaogangzhang Discrete Device

TI University Program Xiaomi Bluetooth Speaker received: [align=left]I received a package from STO Express and wondered what it was. I've been shopping a lot lately and when I saw EEword I knew it was a prize:pleased: I quickly opened it and found that the ...; 5之蒲公英 Talking

Please help me convert my brd file into pcb file. Thank you very much.: {:1_146:}...; twst PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components