530QC140M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530QC140M000DG

530QC140M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 140MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530QC140M000DG Overview

CMOS/TTL Output Clock Oscillator, 140MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QC140M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	140 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Radio remote control doorbell circuit c

Low voltage protection circuit using a low voltage relay

Wireless intercom circuit

Various lantern automatic controller circuits

Using KC582C as a regulated power supply for TV sets

Optoelectronic servo circuit for tracking the sun used in chromospheric telescopes

Tornado breakpoint setting exception during debugging: When I use Tornado to debug a program, I cannot set a breakpoint on a specified line. When I press F9, the breakpoint appears on other lines. When I press F10 to debug a program, the debugger does not...; lbf_78 Embedded System

Design of S-band Dual-mode Reciprocal Ferrite Phase Shifter: A dual-mode reciprocal ferrite phase shifter of broken type for phased array radar antenna is introduced. The application prospect and performance characteristics of the phase shifter are briefly desc...; JasonYoo Analog electronics

STM32F103C8T6 16-channel AD conversion circuit diagram: [size=5]How to use STM32F103C8T6 to realize 16-channel AD conversion. Please give me the circuit diagram. [/size]...; 3013347089 stm32/stm8

The most comprehensive MSP432 FAQ: [align=left][color=#000]This FAQ is designed to answer the most common questions people may have about the new MSP432P4xx MCUs. Please read this post first to learn about all aspects of MSP432 MCUs. T...; maylove Microcontroller MCU

Talk about circuit design (transferred): I have been designing electronic systems for several years. The fields involved include digital communications, data switches, analog circuits, chip design, etc. I have some feelings that I am writing...; led123 Test/Measurement

Asking for advice: FPGA and DSP parallel communication problem: What should I consider when exchanging data with FPGA through the XINTF port of DSP28335? How to start? I am a beginner in DSP and FPGA, please give me some advice....; djky183 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components