530FB1396M00DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FB1396M00DGR

530FB1396M00DGR: DescriptionLVDS Output Clock Oscillator, 1396MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB1396M00DGR Overview

LVDS Output Clock Oscillator, 1396MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB1396M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1396 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Inductive proximity switch circuit

Step-down DC, DC converter circuit diagram

Low voltage drop, high current voltage stabilizing circuit

HA1377 power amplifier circuit

Vacuum tube SRPP inverter circuit

810 computer motherboard circuit diagram_24

FPGA Getting Started ABC: FPGA is more and more widely used, and more and more people are learning FPGA. Even many students who have just entered college or are in their sophomore year and have not learned digital electronics ...; tx_xy FPGA/CPLD

Siemens LOGO! Question: I am new to simens logo!, and I have a question! Function I1 is the start/stop function interface. When I1 is high, Q1 is sent out, otherwise it is not sent out. Now it is required that Q1 is sent out...; fiercewind Embedded System

Communication problem between gprs module and microcontroller: [size=3]Recently I have been studying the communication problem between GPRS and microcontrollers..[/size] [size=3]When sending AT commands to the microcontroller[/size] [size=3]the dialed number[colo...; cjz021139 MCU

【SensorTag】Get familiar with SensorTag APP: I received the SensorTag for a while and have been working on it intermittently. I even bought a new Sony Z to get it, but the headphones were not very good, so I bought AKG 420 headphones, which caus...; mlyxlpk007 Wireless Connectivity

A software decoding method for infrared remote control based on single chip microcomputer: Abstract: This paper discusses in detail the modulation and coding methods of infrared remote control data, designs an infrared remote control decoding scheme based on MCS-51 single chip microcomputer...; xtss MCU

Grounding experience in multi-layer PCB design: According to the rule of thumb, four-layer boards are usually used in high-density and high-frequency situations, which are more than 20DB better than two-layer boards in terms of EMC. Under the condi...; ohahaha PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components