EEWORLDEEWORLDEEWORLD

Part Number

Search

530EC560M000DG

Description
LVPECL Output Clock Oscillator, 560MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530EC560M000DG Overview

LVPECL Output Clock Oscillator, 560MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EC560M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency560 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
A Preliminary Study on the Main Ideas and Methods of FPGA System Design
I feel good, I have a guide, share it with everyone, it feels good, give it a thumbs up, let more people know about it...
wanggq FPGA/CPLD
Why not create a uCOS-II discussion area? ?
Why not create a discussion area for uCOS-II? ??? There are also products based on uCOS-II in the industry![[i]This post was last edited by Panda on 2010-12-25 20:32[/i]]...
熊猫 Real-time operating system RTOS
How can I use a program to determine whether the op amp has reached the power supply voltage and therefore the peak has been chopped...?
[i=s] This post was last edited by amo_1 on 2014-8-11 17:16 [/i] Thank you? As shown in the figure, because the chip will filter out the negative part, how to judge whether the waveform above the X ax...
amo_1 Microcontroller MCU
Can the STM32F030 be woken up from low-power modes via RS485?
See attached picture 1, there are three low-power modes of STM32F030: Sleep, Stop, Standby; See attached picture 2, STM32F030 and RS485 circuit schematic; Question: When STM32F030 is in low-power mode...
yhye2world MCU
About APC220 wireless transceiver module
When using the sensor, the APC220-43 wireless transceiver module is used. I would like to ask how to design the priority when multiple wireless modules send data and receive it, so as to receive it:)...
清水布衣 RF/Wirelessly
Three-phase induction motor speed sensorless vector control
When I run a three-phase induction motor, I use a simple voltage model to observe the flux linkage, and the observed speed is floating. Isn't it said that the voltage model can also run normally at me...
zhang1 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1720  1365  480  2065  2537  35  28  10  42  52 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号