530TA95M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530TA95M0000BG

530TA95M0000BG: DescriptionCMOS Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530TA95M0000BG Overview

CMOS Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530TA95M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	95 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Broadband operational amplifier circuit structure

Spot heat controller circuit

Three-wire connection for remote control of RTD

EKG FM Demodulator Circuit

Long-distance remote control encoding and decoding transmitting and receiving component circuit

Single-phase full-wave rectifier inductor filter circuit

Experts who know a lot about EVC can take a look~~: [code]) /////Call error??!!??!!??!!??!!??!!??!!??!!??!!??!!??!!??!!?! { float s_sum=0; int i; for(i=0;i You can print more information in this function to see which line of code the program died on, a...; qqai Embedded System

Reading and writing problems of Flash in MCU: I am now trying to read and write to the P89LPC901 microcontroller using IAP-Lite. There are some problems with the program. Please take a look! /******************************************************...; tom_peng Embedded System

Real TD test results!: TD testing has actually made the industry lose confidence in the recent issuance of licenses. From the test results, some problems exposed by TD-SCDMA, such as serious defects in chip design, lack of ...; bob RF/Wirelessly

MSP430 and ATK-NEO-6M GPS module: [i=s]This post was last edited by Aguilera on 2019-11-4 22:03[/i]Next, let me take a look at my hardware environment. Hardware environment: MPS430 development board, FYD12864LCD display, USB to serial...; Aguilera Microcontroller MCU

Week 3 Sitara AM335x ARM Cortex-A8 Winners Announced!: [font=微软雅黑][align=left][color=rgb(0, 0, 0)][align=left][color=#ff0000][size=4]Event Details:[/size][font=Helvetica, Arial, sans-serif][font=微软雅黑][size=4][color=#06699][url=https://www.eeworld.com.cn/t...; EEWORLD社区 DSP and ARM Processors

DS-5 flagship version is launched, supporting the latest Cortex-A50 series cores: [align=left][font=Verdana, sans-serif][size=12px][color=#000000]Recently, Mir provided an important piece of information. ARM has launched a development tool that supports the ARMv8 architecture in ea...; wstt ARM Technology

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components