530SC354M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530SC354M000DG

530SC354M000DG: DescriptionLVDS Output Clock Oscillator, 354MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SC354M000DG Overview

LVDS Output Clock Oscillator, 354MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SC354M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	354 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Circuit a controlled by JJR2000XS soft starter

Wiring for single-phase power meter to measure single-phase current power

Closed-loop speed control with single power supply

Automatically turn on delay lighting

Electronic music dimming desk lamp circuit

Microcontroller test board circuit 2

The problem with desaturation protection: [If you don't understand, ask] As shown in the picture above, it is a part of the TI design data. It is an IGBT driver chip. When designing the desaturation protection, there is a description that "Wh...; shaorc Power technology

Coaxial cable related information PDF: If you are interested, read it yourself. If you don’t have time to organize and share, let’s learn the basics together and consolidate them....; btty038 RF/Wirelessly

March 31 ARM/Linux/WinCE Lecture (Shanghai): Time: 1:00-5:00 p.m., March 31, 2007 Venue: Small Auditorium, Pingliang Road Campus, Shanghai University of Electric Power (tentative) Route: No. 2103, Pingliang Road, near Longchang Road, Yangpu Dist...; lvyiyong Linux and Android

About modelsim simulation problem!: [i=s]This post was last edited by guaiguaidou on 2015-7-27 10:48[/i] I have recently been studying the book "FPGA Mastery" by Quanyou, and would like to perform a functional simulation on one of the e...; guaiguaidou FPGA/CPLD

What is a visible light linear photosensor?: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 20:02[/i][:O]What is a visible light photosensor? What is the Light Liner SensorThere are many products called photosensors on the market,...; zhaoyuan860 Mobile and portable

【Gizwits Gokit3 Review】+Mobile Network Configuration: [i=s]This post was last edited by Youth is Best on 2021-1-27 13:09[/i]I haven't updated for a few days. I'm busy with a project recently. Today I took some time to post a thread. Because I have never ...; 青春最好时 Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components