EEWORLDEEWORLDEEWORLD

Part Number

Search

530SB673M000DG

Description
LVDS Output Clock Oscillator, 673MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530SB673M000DG Overview

LVDS Output Clock Oscillator, 673MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SB673M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency673 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Where is the module power standby loss?
The smaller the ineffective loss, the better. Especially in some instrumentation industries, when selecting module power supplies, the standby power consumption of the module power supply is very high...
fish001 Analogue and Mixed Signal
Technical Tips Appointment & Analog Dialogue 50th Anniversary Benefits Distribution & Technical Expert Rob Reeder Talks about Converter Noise
[size=4][size=5][b]Popularity test, technical information is available! [/b][/size] Analog Dialogue has been around for 50 years, and the popularity of this industry's longest-running technical public...
lightxixi Download Centre
Please help me choose the right product: TI 54 series and 55 series
Now the company requires me to choose a DSP from the 54 series or 55 series of TMS320. I would like to ask: 1. I checked their manuals. Do they all have VC? Is it the program memory of EEPROM? And I a...
程序天使 DSP and ARM Processors
RT-Thread system transplantation based on aducm360
Is there any expert who can give me some guidance on how to do this? There is too little information online and I am confused as a novice. I don't know where to start....
咖喱鱼蛋 Embedded System
Wireless video surveillance system with different networks
[size=9pt]Wireless monitoring based on wireless LAN [url=http://www.tpsee.com/catalog1/news_20070903.html][color=#000000]Wireless video monitoring[/color][/url] solutions based on WLAN are generally b...
kandy2059 Industrial Control Electronics
Run as hardware in nios is downloaded to ram
If the only memory in my SOPC Builder is on-chip memory, then does Run As Hardware run in on-chip memory? The only memory is sdram, so does run as hardware run in sdram? If there is only flash or epcs...
tianma123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 915  178  2322  2630  738  19  4  47  53  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号