530VC14M0000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530VC14M0000DG

530VC14M0000DG: DescriptionCMOS Output Clock Oscillator, 14MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530VC14M0000DG Overview

CMOS Output Clock Oscillator, 14MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530VC14M0000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	14 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Touch switch circuit diagram A

NJU7663 constitutes multiple negative voltage circuit diagram

Practical circuit diagram of single-ended flyback switching power supply using UC3842

Electronic quick starter for fluorescent lamps

500W inverter power supply

555 fantasy lantern control circuit

How to use RDA to synchronize SQL Server CE with SQL Server 2000? Experts, please help! Urgent!: Error message: Internal error: The HTTP header information in the transmission message is corrupt or missing. It may be a network transmission error or an IIS problem proxy. The implementation is to u...; weijinping Embedded System

Samsung 6410 WINCE BSP TVOUT test program source code: Samsung 6410 BSPd's files folder contains several tvout output test programs, such as tvout_test_switch.exe, tvout_test_output.exe, etc., but I can't find the corresponding source code for these progr...; 浪儿飘 Embedded System

vxWorks write USB disk problem: I recently mounted a USB disk on vxWorks. Today, I found that some USB disks can write files normally, some USB disks can write but the written files are some messy things that cannot be deleted on th...; hacky222 Real-time operating system RTOS

Regular post No. 5 Integrated post No. 2: Frequency measurement is very erratic: I took a three-day holiday in the middle, and this week just passed. The progress of this week is embarrassing. I tried to integrate the LM311 and 51 frequency counters together. The expected effect i...; 辛昕 51mcu

100 points What are the key technologies and steps required to develop a GPS navigator under arm9?: The task is to develop a ship GPS navigator under ARM9. You can choose between WINCE and Linux operating systems (preferably Linux). Please tell me the specific development process and key technologie...; 464429412 ARM Technology

【Design Tools】Xilinx Virtex6 ML605 Development Board Schematic PCB: Xilinx Virtex6 ML605 development board schematic PCB recommendation!! Schematic: ml605_schematics.pdf 48 pages PCB (Allegro format): ML605_brd_091909.brd 16 layers...; GONGHCU FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components