550DD622M080BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 550DD622M080BG

550DD622M080BG: DescriptionCMOS/TTL Output Clock Oscillator, 622.08MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size556KB，44 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

550DD622M080BG Overview

CMOS/TTL Output Clock Oscillator, 622.08MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

550DD622M080BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Maximum control voltage	3.3 V
Minimum control voltage
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	80 ppm
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	550
Installation features	SURFACE MOUNT
Nominal operating frequency	622.08 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

Si550

O L TA G E

- C

O N T R O L L E D

R Y S TA L

S C I L L A T O R

(V CX O)

10 MH

Z T O

1.4 G H

Features

Available with any-rate output

frequencies from 10 MHz to

945 MHz and selected frequencies

to 1.4 GHz

3rd generation DSPLL

with

superior jitter performance

3x better frequency stability than

SAW based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, & CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Lead-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET / SDH

xDSL

10 GbE LAN / WAN

Low-jitter clock generation

Optical modules

Clock and data recovery

Pin Assignments:

See page 6.

(Top View)

Description

The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to

provide a low-jitter clock at high frequencies. The Si550 is available with

any-rate output frequency from 10 to 945 MHz and selected frequencies to

1400 MHz. Unlike traditional VCXO’s where a different crystal is required for

each output frequency, the Si550 uses one fixed crystal to provide a wide

range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In

addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems. The Si550 IC-based VCXO is

factory configurable for a wide variety of user specifications, including

frequency, supply voltage, output format, tuning slope, and temperature

stability. Specific configurations are factory programmed at time of shipment,

thereby eliminating long lead times associated with custom oscillators.

GND

CLK–

CLK+

Functional Block Diagram

CLK–

CLK+

Fixed

Frequency

Any-rate

10-1400 MHz

DSPLL

Clock Synthesis

ADC

GND

Rev. 0.5 7/06

Si550

Recommended Resources

Equalizer practical circuit

Internal structure of remote operation inverter control circuit and remote operation panel

Negative voltage slope nickel-cadmium battery charger circuit diagram

Optical receiving circuit

Light pen interface circuit

Based on 5509DSP up-conversion design using AD9857, has anyone done something similar? Please give me some advice: Based on 5509DSP up-conversion design using AD9857 Has anyone done something similar? I would like to ask for guidance. Thank you very much. Can you provide some information, especially related progra...; wushaojay DSP and ARM Processors

MSP430 standard assembly routine make error: An error message appeared in make: Error[e16]: Segment RESET (size: 0x2 align: 0x1) is too long for segment definition. At least 0x2 more bytes needed. The problem occurred while processing the segmen...; ywb888 Microcontroller MCU

Implementation steps of FPGA and DS18B20 temperature sensor communication: DS18B20 is a one-wire digital temperature sensor produced by DALLAS , which adopts 3-pin T0-92 small package ; the temperature measurement range is -55℃～+125℃, and it can be programmed to 9-bit to 12-...; eeleader FPGA/CPLD

EEWORLD University - On-site training on TI SimpleLink MCU wireless platform and software suite introduction: On-site training on TI SimpleLink MCU wireless platform and software suite introduction : https://training.eeworld.com.cn/course/4254...; phantom7 Integrated technical exchanges

IO port analog PWM: I am new to microcontrollers. I want to use a PIC microcontroller with 8 pins and a 4MHZ crystal oscillator to make the breathing light go from dark to bright, with an interrupt every 20MS and a total...; xcx7240763 Microchip MCU

Solar energy technology in LED lighting: [hide] As a new energy source, solar cells are first used in lighting fixtures in the civilian field. At present, in the western light project, the application of non-main road solar street lights, so...; 探路者 LED Zone

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components