531KC1229M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531KC1229M00DG

531KC1229M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1229MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531KC1229M00DG Overview

CMOS/TTL Output Clock Oscillator, 1229MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531KC1229M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1229 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Thyristor zero trigger AC regulated power supply circuit

Current expansion type voltage stabilizing circuit diagram composed of μA723

Adjustable constant current source circuit diagram composed of op amp

SCR constant current and constant voltage charger

8W amplifier

Fluke-279FC——New World: The "visible light" band that the human eye can see is actually only a very narrow section of the entire electromagnetic spectrum. Let's use the Fluke-279FC to take a look at what the world of infrare...; tianshuihu Test/Measurement

Detailed analysis of the power-on sequence of TMS320F28335 and TMS320F2812: Nowadays, with the continuous development of semiconductor technology and the increasingly stringent requirements of electronic products for power consumption, major chip manufacturers generally adopt...; zhscumt DSP and ARM Processors

Looking for graduation project~~~ Title: "Automatic monitoring system for liquid dripping": ...; barbara520025

I need help. The same program is downloaded to two STM8 three-in-one boards. The results are different.: Can anyone explain to me why the same program and cosmic are downloaded to two STM8 three-in-one boards of the same series, but the results are so different?I use STM8s207sb. When I used the 12864 dri...; jxpxlee stm32/stm8

The timing problem encountered during vga transmission is urgently needed to be solved: This is my code: module VGA(clk,rst_n,vgar,vgab,vgag,vga_vs,vga_hs); input clk,rst_n; //50Mhz output [3:0] vgar; output [3:0] vgag; output [3:0] vgab; output vga_vs; output vga_hs; reg [10:0]ths; //ro...; 若华 FPGA/CPLD

I can't deny that the things I changed are all very different. If you don't believe me, look.: [font=微软雅黑][size=5]I cannot deny that the things I changed are all very different. If you don’t believe me, take a look. [/size][/font]{:1_137:}...; cardin6 Talking

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components