EEWORLDEEWORLDEEWORLD

Part Number

Search

51745-30006820C0

Description
Board Connector, 88 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle
CategoryThe connector    The connector   
File Size237KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

51745-30006820C0 Overview

Board Connector, 88 Contact(s), 4 Row(s), Female, Right Angle, Press Fit Terminal, Receptacle

51745-30006820C0 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerAmphenol
Reach Compliance Codecompliant
Other featuresTERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL (50)
Contact completed and terminatedGold (Au) - with Nickel (Ni) barrier
Contact point genderFEMALE
Contact materialCOPPER ALLOY
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee4
MIL complianceNO
Mixed contactsYES
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded4
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typePRESS FIT
Total number of contacts88
UL Flammability Code94V-0
PDM: Rev:H
STATUS:
Released
Printed: Oct 07, 2006
.
【ST NUCLEO-G071RB Review】USART
The NUCLEO-G071RB development board used in this experiment is provided by [font=sans-serif][size=4][url=https://www.stmcu.com.cn/index.p%20...%20/261/layout/product]https://www.stmcu.com.cn/index.p ....
lising stm32/stm8
【TI mmWave Radar Review】Human Body Position Detection
IWR1443BOOST unboxing test: https://bbs.eeworld.com.cn/thread-1101610-1-1.html SDK and example download: https://bbs.eeworld.com.cn/thread-1102315-1-1.html XWR14XX data path: https://bbs.eeworld.com.c...
a736015 TI Technology Forum
Questions about FPGA clock pin allocation and clock network
When adjusting the Cyclone V ddr3 hard core, the local clock pins of ddr3 must be assigned in the same bank as other hard core functional pins, otherwise the compilation will fail. But the FPGA clock ...
robertslyh FPGA/CPLD
Multisim8 User Manual
Multisim8 User Manual...
james_zhangwk MCU
In the program, the bit variable is assigned a byte value. It's so strange. Can you explain it?
sbit MOSIO = P3^4;MOSIO =0xff >> 7 I am very confused. MOSIO is a bit variable, but BT3 is shifted right by 7 bits. It is a byte in itself. How can BT3 be shifted and assigned to MOSIO?...
新手小黑 51mcu
Wince resources for sale
X86 architecture BSP (AMD, VIA chipset, etc.) S3C2410BSP, schematics, PCB, etc....
zhuweibing Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1284  877  222  2262  67  26  18  5  46  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号