51766-30110400B0 datasheet, PDF

51766-30110400B0: DescriptionBoard Connector, 105 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Receptacle; CategoryThe connector The connector; File Size213KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

51766-30110400B0 Overview

Board Connector, 105 Contact(s), 4 Row(s), Female, Right Angle, Solder Terminal, Receptacle

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
Other features	TERMINAL PITCH FOR POWER CONNECTOR: 6.35 MM
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30) OVER NICKEL
Contact completed and terminated	Gold (Au) - with Nickel (Ni) barrier
Contact point gender	FEMALE
Contact material	COPPER ALLOY
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Mixed contacts	YES
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	4
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	105
UL Flammability Code	94V-0

PDM: Rev:M

STATUS:

Released

Printed: Aug 17, 2007

What should I do if I can't do any of them? Please help me.: {:1_85:}...; xiaoliu721104 Analog electronics

KEYENCE Fiber Optic Sensor Disassembly: [i=s]This post was last edited by littleshrimp on 2022-10-23 09:34[/i]What we are going to disassemble this time is a set of Keyence fiber optic sensor combination, which includes a FS-V1 with a scree...; littleshrimp Sensor

ED0: I recently found a Terasic ED0 development board in the lab. It looks quite new. I have hardly used it, so I think I found a treasure in the lab :). However, there was no CD with the information, so I...; luooove FPGA/CPLD

[Picture] The most powerful supernatural photo in history: This photo, taken in 1916, shows the soul of a dying person leaving his body...; SuperStar515 Talking

FPGA Simplified Design Method Case 4 [12401003385]: [b][font=宋体]Classic cases of minimalist design method[/font]4[/b][align=left] [/align][align=left][font=宋体]Case[/font]4.When receiving en=1, dout generates a high level pulse of 2 clock cycles after 1...; guyu_1 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components