K4T1G164QD-ZCE6T datasheet, PDF

Datasheet> All Categories > storage> storage> K4T1G164QD-ZCE6T

K4T1G164QD-ZCE6T: DescriptionDDR DRAM, 64MX16, 0.45ns, CMOS, PBGA84; Categorystorage storage; File Size962KB，46 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/; Environmental Compliance

Download Datasheet Parametric View All

K4T1G164QD-ZCE6T Overview

DDR DRAM, 64MX16, 0.45ns, CMOS, PBGA84

K4T1G164QD-ZCE6T Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMSUNG
package instruction	FBGA, BGA84,9X15,32
Reach Compliance Code	compliant
Maximum access time	0.45 ns
Maximum clock frequency (fCLK)	333 MHz
I/O type	COMMON
interleaved burst length	4,8
JESD-30 code	R-PBGA-B84
JESD-609 code	e1
memory density	1073741824 bit
Memory IC Type	DDR DRAM
memory width	16
Humidity sensitivity level	3
Number of terminals	84
word count	67108864 words
character code	64000000
organize	64MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	FBGA
Encapsulate equivalent code	BGA84,9X15,32
Package shape	RECTANGULAR
Package form	GRID ARRAY, FINE PITCH
Peak Reflow Temperature (Celsius)	260
power supply	1.8 V
Certification status	Not Qualified
refresh cycle	8192
Continuous burst length	4,8
Maximum standby current	0.015 A
Maximum slew rate	0.255 mA
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

K4T1G084QD

K4T1G164QD

DDR2 SDRAM

1Gb D-die DDR2 SDRAM Specification

60FBGA & 84FBGA with Lead-Free

(RoHS compliant)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS,

AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE,

EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY.

ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar

applications where Product failure could result in loss of life or personal or physical harm, or any military or

defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.

1 of 46

Rev. 1.2 July 2008

K4T1G084QD

K4T1G164QD

DDR2 SDRAM

Table of Contents

1.0 Ordering Information ................................................................................................................... 4

2.0 Key Features ................................................................................................................................ 4

3.0 Package Pinout/Mechanical Dimension & Addressing ............................................................ 5

3.1 x8 package pinout (Top View) : 60ball FBGA Package

....................................................................... 5

3.2 x16 package pinout (Top View) : 84ball FBGA Package

..................................................................... 6

3.3 FBGA Package Dimension (x8)

....................................................................................................... 7

3.4 FBGA Package Dimension (x16)

..................................................................................................... 8

4.0 Input/Output Functional Description ......................................................................................... 9

5.0 DDR2 SDRAM Addressing ........................................................................................................ 10

6.0 Absolute Maximum DC Ratings ................................................................................................ 11

7.0 AC & DC Operating Conditions ................................................................................................ 11

7.1 Recommended DC Operating Conditions (SSTL - 1.8)

..................................................................... 11

7.2 Operating Temperature Condition

................................................................................................ 12

7.3 Input DC Logic Level

................................................................................................................... 12

7.4 Input AC Logic Level

................................................................................................................... 12

7.5 AC Input Test Conditions

............................................................................................................ 12

7.6 Differential input AC logic Level

................................................................................................... 13

7.7 Differential AC output parameters

................................................................................................ 13

8.0 ODT DC electrical characteristics ............................................................................................ 13

9.0 OCD default characteristics ...................................................................................................... 14

10.0 IDD Specification Parameters and Test Conditions ............................................................. 15

11.0 DDR2 SDRAM IDD Spec Table ................................................................................................ 17

12.0 Input/Output capacitance ........................................................................................................ 18

13.0 Electrical Characteristics & AC Timing for DDR2-800/667/533/400 ..................................... 18

13.1 Refresh Parameters by Device Density

........................................................................................ 18

13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin

............................................. 18

13.3 Timing parameters by speed grade (DDR2-800 and DDR2-667)

....................................................... 19

13.4 Timing parameters by speed grade (DDR2-533 and DDR2-400)

....................................................... 21

14.0 General notes, which may apply for all AC parameters ....................................................... 23

15.0 Specific Notes for dedicated AC parameters ........................................................................ 25

2 of 46

Rev. 1.2 July 2008

Recommended Resources

Three-phase phase loss alarm light circuit

Simple IQ game circuit - circuit schematic diagram

Step-down DC, DC converter circuit diagram

Wind speed-frequency conversion circuit

Various analog acoustic oscillators

Gain programmable amplifier circuit using wideband switching input operational amplifier OPA676

Problems with getting data from Quantum PLC,: I am making a management software, using VB, and need to get data from Quantum PLC via TCP/IP. I heard that I need to use Modbus protocol to get data. I am not familiar with this protocol. Is there a ...; huzhiming Embedded System

CC3120 Wireless Network Processor BoosterPack Plug-in Module: The SimpleLink Wi-Fi CC3120 wireless network processor gives users the flexibility to add Wi-Fi to any microcontroller (MCU). The CC3120 BoosterPack plug-in module (CC3120BOOST) is a board that easily...; Aguilera Wireless Connectivity

What is the use of GENERATE in VHDL language?: One purpose, two uses: 1) Generate multiple instances of the same component. The example is as follows:for k in 99 downto 0 generateflip_flop : DFFport mapclk = clk,d = din(k),q = dout(k) );end genera...; zl_felix FPGA/CPLD

Simulink and ModelSim co-simulation to realize BLDC six-step square wave closed-loop control system: [i=s]This post was last edited by Guadi on 2020-2-13 17:50[/i]In some cases, the core processor used does not contain motor control related peripherals, and at the same time, there are high requiremen...; 瓜弟 Motor Drive Control（Motor Control）

2004 Autumn (64th) National Electronics Exhibition: 2004 Autumn (64th) National Electronics Exhibition【Source: smta.org.cn】【Author: toptouch】【Time: 2005-1-22 9:06:36】【Click: 2658】2004 Autumn (64th) National Electronics Exhibition——The first Asian Elect...; fighting Analog electronics

The list of national competition retests is out: [i=s]This post was last edited by paulhyde on 2014-9-15 03:05[/i] [url]ftp://ftp.nuedc.com.cn/2013[/url]...; _dzy Electronics Design Contest

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components