K4T1G164QD-ZCF7T datasheet, PDF

Datasheet> All Categories > storage> storage> K4T1G164QD-ZCF7T

K4T1G164QD-ZCF7T: DescriptionDDR DRAM, 64MX16, 0.4ns, CMOS, PBGA84; Categorystorage storage; File Size962KB，46 Pages; ManufacturerSAMSUNG; Websitehttp://www.samsung.com/Products/Semiconductor/; Environmental Compliance

Download Datasheet Parametric View All

K4T1G164QD-ZCF7T Overview

DDR DRAM, 64MX16, 0.4ns, CMOS, PBGA84

K4T1G164QD-ZCF7T Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	SAMSUNG
package instruction	FBGA, BGA84,9X15,32
Reach Compliance Code	compliant
Maximum access time	0.4 ns
Maximum clock frequency (fCLK)	400 MHz
I/O type	COMMON
interleaved burst length	4,8
JESD-30 code	R-PBGA-B84
JESD-609 code	e1
memory density	1073741824 bit
Memory IC Type	DDR DRAM
memory width	16
Humidity sensitivity level	3
Number of terminals	84
word count	67108864 words
character code	64000000
organize	64MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	FBGA
Encapsulate equivalent code	BGA84,9X15,32
Package shape	RECTANGULAR
Package form	GRID ARRAY, FINE PITCH
Peak Reflow Temperature (Celsius)	260
power supply	1.8 V
Certification status	Not Qualified
refresh cycle	8192
Continuous burst length	4,8
Maximum standby current	0.015 A
Maximum slew rate	0.28 mA
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	0.8 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

K4T1G084QD

K4T1G164QD

DDR2 SDRAM

1Gb D-die DDR2 SDRAM Specification

60FBGA & 84FBGA with Lead-Free

(RoHS compliant)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS,

AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE,

EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY.

ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

1. For updates or additional information about Samsung products, contact your nearest Samsung office.

2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar

applications where Product failure could result in loss of life or personal or physical harm, or any military or

defense application, or any governmental procurement to which special terms or provisions may apply.

* Samsung Electronics reserves the right to change products or specification without notice.

1 of 46

Rev. 1.2 July 2008

K4T1G084QD

K4T1G164QD

DDR2 SDRAM

Table of Contents

1.0 Ordering Information ................................................................................................................... 4

2.0 Key Features ................................................................................................................................ 4

3.0 Package Pinout/Mechanical Dimension & Addressing ............................................................ 5

3.1 x8 package pinout (Top View) : 60ball FBGA Package

....................................................................... 5

3.2 x16 package pinout (Top View) : 84ball FBGA Package

..................................................................... 6

3.3 FBGA Package Dimension (x8)

....................................................................................................... 7

3.4 FBGA Package Dimension (x16)

..................................................................................................... 8

4.0 Input/Output Functional Description ......................................................................................... 9

5.0 DDR2 SDRAM Addressing ........................................................................................................ 10

6.0 Absolute Maximum DC Ratings ................................................................................................ 11

7.0 AC & DC Operating Conditions ................................................................................................ 11

7.1 Recommended DC Operating Conditions (SSTL - 1.8)

..................................................................... 11

7.2 Operating Temperature Condition

................................................................................................ 12

7.3 Input DC Logic Level

................................................................................................................... 12

7.4 Input AC Logic Level

................................................................................................................... 12

7.5 AC Input Test Conditions

............................................................................................................ 12

7.6 Differential input AC logic Level

................................................................................................... 13

7.7 Differential AC output parameters

................................................................................................ 13

8.0 ODT DC electrical characteristics ............................................................................................ 13

9.0 OCD default characteristics ...................................................................................................... 14

10.0 IDD Specification Parameters and Test Conditions ............................................................. 15

11.0 DDR2 SDRAM IDD Spec Table ................................................................................................ 17

12.0 Input/Output capacitance ........................................................................................................ 18

13.0 Electrical Characteristics & AC Timing for DDR2-800/667/533/400 ..................................... 18

13.1 Refresh Parameters by Device Density

........................................................................................ 18

13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin

............................................. 18

13.3 Timing parameters by speed grade (DDR2-800 and DDR2-667)

....................................................... 19

13.4 Timing parameters by speed grade (DDR2-533 and DDR2-400)

....................................................... 21

14.0 General notes, which may apply for all AC parameters ....................................................... 23

15.0 Specific Notes for dedicated AC parameters ........................................................................ 25

2 of 46

Rev. 1.2 July 2008

Recommended Resources

Local oscillator circuit of heterodyne radio

CNC bipolar voltage source circuit

Luminous electric flute circuit

555 mine dust removal delay photoelectric controller circuit

6. Power supply circuit diagram of AST-2 color display

It's time to meet again, 2019 TI Embedded Products Seminar: [i=s]This post was last edited by qwqwqw2088 on 2019-11-1 14:18[/i]Click to view meeting details...; qwqwqw2088 Microcontroller MCU

Continuous conduction and intermittent conduction issues: I saw in the book that when designing a switching power supply, some parameters or formulas are only applicable to the continuous conduction state. Generally, whether the switching power supply is in ...; shaorc Power technology

Please help me with external interrupt and digital tube display (just look at the problem of interrupt trigger): Title: Drive the digital tube to display dynamically, and move from right to left on 8 digital tubes and display the number "2019" cyclically. Use the toggle switch or key as the external interrupt re...; liwing666 51mcu

A question about signals and systems: When the player speed increases, the sound becomes higher. This is because the spectrum of the electrical signal becomes wider. But why does the spectrum of the sound become wider? Please give me some...; stream DSP and ARM Processors

I wrote a program code for the CPLD to read and write data as a DSP peripheral. Can an expert tell me if there is any problem?: When CPLD is used as a DSP peripheral, DSP puts the data in the IO space, CPLD reads the data, and controls the peripheral operation program according to the corresponding address and information. I w...; happysee FPGA/CPLD

SensorTile Unboxing: It took about 20 days from application to review and then to receiving the board. During these 20 days, I have been thinking about how to design this set of products. Now I finally got it and started ...; 李炳1991 MEMS sensors

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components