EEWORLDEEWORLDEEWORLD

Part Number

Search

KIA1117AF33

Description
Fixed Positive LDO Regulator, 3.3V, 1.4V Dropout, BIPolar, PSSO2, DPAK-3
CategoryPower/power management    The power supply circuit   
File Size92KB,7 Pages
ManufacturerKEC
Websitehttp://www.keccorp.com/
Download Datasheet Parametric View All

KIA1117AF33 Overview

Fixed Positive LDO Regulator, 3.3V, 1.4V Dropout, BIPolar, PSSO2, DPAK-3

KIA1117AF33 Parametric

Parameter NameAttribute value
MakerKEC
Parts packaging codeTO-252
package instructionDPAK-3
Contacts3
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum drop-back voltage 11.4 V
Maximum input voltage10 V
Minimum input voltage4.8 V
JESD-30 codeR-PSSO-G2
length6.6 mm
Number of functions1
Number of terminals2
Working temperatureTJ-Max125 °C
Working temperature TJ-Min-30 °C
Maximum output voltage 13.399 V
Minimum output voltage 13.201 V
Nominal output voltage 13.3 V
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Certification statusNot Qualified
Regulator typeFIXED POSITIVE SINGLE OUTPUT LDO REGULATOR
Maximum seat height2.5 mm
surface mountYES
technologyBIPOLAR
Terminal formGULL WING
Terminal pitch2.3 mm
Terminal locationSINGLE
width6.1 mm
SEMICONDUCTOR
TECHNICAL DATA
LOW DROP FIXED AND ADJUSTABLE
POSITIVE VOLTAGE REGULATOR
The KIA1117AS/AF
is a Low Drop Voltage Regulator able
to provide up to 1A of output current, available even in adjustable
version (Vref=1.25V)
KIA1117AS/AF00~
KIA1117AS/AF50
BIPOLAR LINEAR INTEGRATED CIRCUIT
A
H
L
E
B
K
J
FEATURES
Low Dropout Voltage : 1.1V/Typ. (Iout=1.0A)
Very Low Quiescent Current : 2.5 /Typ.
1
G
F
F
2
3
Output Current up to 1A
Fixed Output Voltage of 1.5V, 1.8V, 2.5V, 2.85V, 3.3V, 5.0V
Adjustable Version Availability : Vref=1.25V
Internal Current and Thermal Limit
A Minimum of 10
Available in
for stability
2%(at 25 )
125
C
DIM
A
B
C
MILLIMETERS
_
6.5 + 0.2
_
3.5 + 0.2
1.8 MAX
0.7+0.15/-0.1
_
7 + 0.3
2.3 TYP
0.26+0.09/-0.02
3.0+0.15/-0.1
_
1.75 + 0.25
0.1 MAX
10 MAX
D
D
E
F
G
H
J
K
L
1. GND (Adj.)
2. OUTPUT
3. INPUT
Heat Sink is common to
2 (Output)
High Ripple Rejection : 80dB/Typ
Temperature Range : -30
SOT-223
LINE UP
ITEM
KIA1117AS/AF00
KIA1117AS/AF15
KIA1117AS/AF18
KIA1117AS/AF25
KIA1117AS/AF28
KIA1117AS/AF33
KIA1117AS/AF50
OUTPUT VOLTAGE (V)
Adjustable (1.25~8V)
1.5
1.8
2.5
2.85
3.3
5.0
H
F
1
2
F
3
P
L
PACKAGE
A
C
D
I
J
AF : DPAK
K
E
M
Q
O
MAXIMUM RATINGS (Ta=25
CHARACTERISTIC
Input Voltage
Output Current
Power Dissipation 1
(No Heatsink)
Power Dissipation 2
(Infinite Heatsink)
Operating Temperature
Storage Temperature
S (Note)
F
S
F
)
SYMBOL
V
IN
I
OUT
P
D1
RATING
10
1.0
1.0
W
1.3
8.3
W
13
-30 125
-55 150
.
UNIT
V
A
1. GND (Adj.)
2. OUTPUT
3. INPUT
Heat Sink is common to
2 (Output)
B
AS : SOT-223
DIM
A
B
C
D
E
F
H
I
J
K
L
M
O
P
Q
MILLIMETERS
_
6.60 + 0.2
_
6.10 + 0.2
_
5.0 + 0.2
_
1.10 + 0.2
_
2.70 + 0.2
_
2.30 + 0.1
1.00 MAX
_
2.30 + 0.2
_ 0.1
0.5 +
_
2.00 + 0.20
_
0.50 + 0.10
_
0.91+ 0.10
_
0.90 + 0.1
_ 0.10
1.00 +
0.95 MAX
DPAK
P
D2
T
opr
T
stg
1.5
Note) Package Mounted on FR-4 PCB 36 18
: mounting pad for the GND Lead min. 6
2009. 10. 30
Revision No : 3
1/7
About the power factor of switching power supply and its correction method
[i=s]This post was last edited by qwqwqw2088 on 2021-11-3 13:28[/i]Switching power supply power factor and its correction methodPower factor compensation: In the 1950s, a method was proposed to improv...
qwqwqw2088 Power technology
[TI's first low-power design competition] My schematic
[i=s]This post was last edited by ddllxxrr on 2014-11-11 12:58[/i] It’s a little early for me to post this, but I have to post it anyway: My stuff is like this. When I leave home in the morning, my st...
ddllxxrr Microcontroller MCU
Analysis of priority inversion problem in embedded systems
Abstract: This paper introduces an example of priority inversion in task scheduling in embedded systems. Through the discussion of the example, we can have a deeper understanding of priority inversion...
feifei Embedded System
How to use XC2VP30 development board to program DDR controller clock?
When programming a DDR controller on the XC2VP30 development board, for a 256MB DDR memory, it has three pairs of input clocks CLK0, ~CLK0, CLK1, ~CLK1, CLK2, ~CLK2 and two CKEs. Now I want to ask, ar...
eeleader FPGA/CPLD
EEWORLD University ---- RFID Training Series
RFID training series : https://training.eeworld.com.cn/course/4965...
wanglan123 RF/Wirelessly
Research on LPC800 power-down mode wakeup based on I2C interrupt
500pcs development boards have been sent out, I will find some information for you....
zhaojun_xf NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 724  2906  793  254  2792  15  59  16  6  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号