50295-1074ECLF datasheet, PDF - EEWORLD Datasheet

50295-1074ECLF: DescriptionBoard Connector, 296 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Guide Pin, Black Insulator, Receptacle, LEAD FREE; File Size446KB，5 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

50295-1074ECLF Overview

Board Connector, 296 Contact(s), 4 Row(s), Female, Right Angle, 0.1 inch Pitch, Solder Terminal, Guide Pin, Black Insulator, Receptacle, LEAD FREE

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1776667301
package instruction	LEAD FREE
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	9.1
body width	0.46 inch
subject depth	0.82 inch
body length	7.43 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30)
Contact completed and terminated	Tin (Sn)
Contact point gender	FEMALE
Contact material	BERYLLIUM COPPER
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulator color	BLACK
insulator material	GLASS FILLED POLYETHYLENE
JESD-609 code	e3
MIL compliance	NO
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	GUIDE PIN
Installation option 2	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	4
Number of rows loaded	4
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
polarization key	POLARIZED HOUSING
Guideline	UL
Terminal length	0.125 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	296
UL Flammability Code	94V-0

PDM: Rev:S

STATUS:

Released

Printed: May 13, 2011

[Xiao Meige FPGA Advanced Tutorial] Chapter 11 Four-channel Amplitude-Frequency-Phase Adjustable DDS Signal Generator: [align=center][color=#000][size=15px][b][size=6]XI. Four-channel DDS signal generator with adjustable amplitude, frequency and phase[/size][/b][/size][/color][/align] [align=center][color=#000][size=1...; 芯航线跑堂 FPGA/CPLD

What to do after wince starts and initializes FLASH?: Please tell me, when wince starts, what operations are performed after initializing FLASH? How can I know whether FLASH initialization is successful? Thank you...; xfzhaoyong Embedded System

Xi'an Datang Telecom FPGA/CPLD Design Experience Sharing: Let's learn together and make progress together. . . . [[i] This post was last edited by Heshixifengbeihuashan on 2010-11-22 10:56 [/i]]...; 何事西风悲画扇 FPGA/CPLD

EMIF SDRAM Addressing: [size=5][color=#0000ff]EMIF_SDRAM I wrote a question about it before. Now I want to ask how the address of SDRAM is obtained. I know that SDRAM is divided into row address and column address. But I do...; YXQWXN DSP and ARM Processors

Hey guys, does anyone have a pin multiplexing table for the 100-pin K60?: I only have the 144 pin one....; 青稚 MCU

Urgent!!! Please help me again, about the Linux command of CC2650...: I would like to ask @lyzhangxiang about the problem of CC2650. Unfortunately, I just joined the Electronic Engineering World Forum and don’t have that many points. I can’t chat privately or @ someone....; 596937862 RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components