ABL-FREQ-R40-A-7-H-FB-I-P datasheet, PDF

ABL-FREQ-R40-A-7-H-FB-I-P: DescriptionParallel - Fundamental Quartz Crystal, 24MHz Min, 50MHz Max; CategoryPassive components Crystal/resonator; File Size2MB，1 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABL-FREQ-R40-A-7-H-FB-I-P Overview

Parallel - Fundamental Quartz Crystal, 24MHz Min, 50MHz Max

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	FOAM; BT CUT
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.0035%
frequency tolerance	15 ppm
JESD-609 code	e3
load capacitance	18 pF
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	50 MHz
Minimum operating frequency	24 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
physical size	L11.5XB5XH3.5 (mm)/L0.453XB0.2XH0.138 (inch)
Series resistance	40 Ω
surface mount	NO
Terminal surface	Bright Tin (Sn) - annealed

Do the unused outputs of 74HC245 need to be pulled up or down?: Do the unused outputs of 74HC245 need to be pulled up or down? rtyrty [[i] This post was last edited by zczc on 2012-3-5 19:15 [/i]]...; zczc TI Technology Forum

Experts, please help me compile a traffic light program in assembly language: Experts , please help me write a program in assembly language . Thanks a lot! ! ! According to the circuit diagram below, when the P3.2 button is pressed, the east-west green light is on, the P3.3 but...; csj159164 51mcu

Micropython adds printing help prompt option: Today, MicroPython added an option to print help tips. #if MICROPY_PY_BUILTINS_HELP mp_hal_stdout_tx_str("Type \"help()\" for more information."); #endif [url=https://github.com/micropython/micropytho...; dcexpert MicroPython Open Source section

IAR simulation problem: I have just adjusted the program and changed the settings as shown below: 92479 In release mode, I can enter the simulation interface during simulation, but the source program window does not show whe...; 大能苗 Microchip MCU

A sentence in Teacher Xia's book is confusing: always@(posedge reset) @(posedge fetch) ctl_cycle; How to understand this. In the Verilog Classic Tutorial. Book page 86, PDF page 91...; stepan FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components