EEWORLDEEWORLDEEWORLD

Part Number

Search

SY100ELT24ZGTR

Description
TTL TO ECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO8
CategoryAnalog mixed-signal IC    Drivers and interfaces   
File Size49KB,5 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Related ProductsFound9parts with similar functions to SY100ELT24ZGTR
Download Datasheet Parametric Compare View All

SY100ELT24ZGTR Overview

TTL TO ECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO8

SY100ELT24ZGTR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerMicrochip
Parts packaging codeSOIC
package instructionSOP, SOP8,.25
Contacts8
Reach Compliance Codecompli
ECCN codeEAR99
maximum delay0.9 ns
Input propertiesSTANDARD
Interface integrated circuit typeTTL TO ECL TRANSLATOR
JESD-30 codeR-PDSO-G8
JESD-609 codee4
length4.93 mm
Humidity sensitivity level1
Nominal negative supply voltage-4.5 V
Number of digits1
Number of functions1
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output latch or registerNONE
Output polarityCOMPLEMENTARY
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP8,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum seat height1.73 mm
Maximum slew rate20 mA
Maximum supply voltage5.5 V
Minimum supply voltage4.5 V
Nominal supply voltage5 V
surface mountYES
technologyECL
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width3.95 mm
Micrel, Inc.
TTL-to-DIFFERENTIAL
ECL TRANSLATOR
SY100ELT24
SY100ELT24
FEATURES
s
s
s
s
s
500ps typical propagation delay
Differential ECL output
PNP TTL input for minimal loading
Flow-through pinouts
Available in 8-pin SOIC package
DESCRIPTION
The SY100ELT24 is a TTL-to-differential ECL
translator. Because ECL levels are used, a +5V, –5.2V
(or –4.5V) and ground are required. The small outline 8-
lead SOIC package and the single gate of the ELT24
makes it ideal for those applications where performance,
space and low power are at a premium.
PIN NAMES
Pin
Q, Q
D
V
CC
V
EE
GND
Function
Differential ECL Output
TTL Input
Positive Supply
Negative Supply
Ground
M9999-031506
hbwhelp@micrel.com or (408) 955-1690
Rev.: C
Amendment: /0
1
Issue Date: March 2005

SY100ELT24ZGTR Related Products

SY100ELT24ZGTR SY100ELT24ZI SY100ELT24ZITR SY100ELT24_06
Description TTL TO ECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO8 TTL TO ECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO8 TTL TO ECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO8 TTL TO ECL TRANSLATOR, COMPLEMENTARY OUTPUT, PDSO8
Number of digits 1 1 1 1
Number of functions 1 1 1 1
Number of terminals 8 8 8 8
Maximum operating temperature 85 °C 85 °C 85 °C 85 Cel
Minimum operating temperature -40 °C -40 °C -40 °C -40 Cel
Output latch or register NONE NONE NONE NONE
Output polarity COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
surface mount YES YES YES Yes
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal location DUAL DUAL DUAL pair
Maker Microchip Microchip Microchip -
Parts packaging code SOIC SOIC SOIC -
package instruction SOP, SOP8,.25 SOP, SOP8,.25 SOP, SOP8,.25 -
Contacts 8 8 8 -
Reach Compliance Code compli compli compli -
ECCN code EAR99 EAR99 EAR99 -
maximum delay 0.9 ns 0.9 ns 0.9 ns -
Input properties STANDARD STANDARD STANDARD -
Interface integrated circuit type TTL TO ECL TRANSLATOR TTL TO ECL TRANSLATOR TTL TO ECL TRANSLATOR -
JESD-30 code R-PDSO-G8 R-PDSO-G8 R-PDSO-G8 -
length 4.93 mm 4.93 mm 4.93 mm -
Nominal negative supply voltage -4.5 V -4.5 V -4.5 V -
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY -
encapsulated code SOP SOP SOP -
Encapsulate equivalent code SOP8,.25 SOP8,.25 SOP8,.25 -
Package shape RECTANGULAR RECTANGULAR RECTANGULAR -
Package form SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE -
Maximum seat height 1.73 mm 1.73 mm 1.73 mm -
Maximum slew rate 20 mA 20 mA 20 mA -
Maximum supply voltage 5.5 V 5.5 V 5.5 V -
Minimum supply voltage 4.5 V 4.5 V 4.5 V -
Nominal supply voltage 5 V 5 V 5 V -
Terminal pitch 1.27 mm 1.27 mm 1.27 mm -
width 3.95 mm 3.95 mm 3.95 mm -

SY100ELT24ZGTR Similar Products

Part Number Manufacturer Description
MC100ELT24DR2 ON Semiconductor(安森美) Translation - Voltage Levels 5V TTL to Diff ECL
SY100ELT24ZG-TR Microchip(微芯科技) Translation - Voltage Levels
SY100ELT24ZC Synergy Semiconductor Corp TTL to ECL Translator, 1 Func, Complementary Output, ECL, PDSO8, PLASTIC, SOIC-8
SY100ELT24ZITR Micrel ( Microchip ) TTL to ECL Translator, 1 Func, Complementary Output, ECL, PDSO8, 0.150 INCH, SOIC-8
SY100ELT24ZCTR Micrel ( Microchip ) TTL to ECL Translator, 1 Func, Complementary Output, ECL, PDSO8, PLASTIC, SOIC-8
SY100ELT24ZG Microchip(微芯科技) Translation - Voltage Levels Dual TTL to Diff ECL Translator
SY100ELT24ZI Micrel ( Microchip ) TTL to ECL Translator, 1 Func, Complementary Output, ECL, PDSO8, 0.150 INCH, SOIC-8
MC100ELT24D NXP(恩智浦) IC,TTL-TO-ECL TRANSLATOR,ECL100/TTL,SOP,8PIN,PLASTIC
MC100ELT24DG ON Semiconductor(安森美) Translation - Voltage Levels 5V TTL to Diff ECL
I am transitioning from 51 to msp430. Please give me some advice or guidance.
I am transitioning from 51 to msp430. Please give me some advice or guidance:titter:. Please actively share your experience. Thank you:)...
iceiceice1 Microcontroller MCU
MIT experts explain the mathematical system
In fact, after learning each subject, you should have a system in your mind, such as the physics system, chemistry system, mathematics system, etc. The gain from studying a course is not how many poin...
白丁 Talking
There is very little information about LPC1768. How about we study together?
Netizen E318AAA said that there is very little information about LPC1768:https://bbs.eeworld.com.cn/thread-162300-1-1.htmlHowever, this chip is still worth using. Friends who are currently using or ar...
soso NXP MCU
Design of Intelligent Full Digital Phase-Locked Loop
Abstract: The full digital phase-locked loop implemented in FPGA is very widely used. This paper improves the integrated digital phase-locked loop 74297, designs a phase-locked state detection circuit...
maker FPGA/CPLD
Where to sign in
Sorry, administrator, text messages cannot be sent. Smart posting to ask where you signed in....
ai3yu Suggestions & Announcements
Provide a variety of synopsys & cadence & mentor & magma, etc.
We can provide digitalanalog IP with ASIC design. Please contact us by email if you need it. 8bit 1T/2T/4T/12T MCU8bit RISC CPU16bit MCU32ibt RISC CPUAudio Echo Processor16/24 bit DSP Core - Interface...
designlab Test/Measurement

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1557  659  882  2111  967  32  14  18  43  20 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号