EEWORLDEEWORLDEEWORLD

Part Number

Search

HITJ0202MPTL-HQ

Description
Silicon P Channel MOS FET Power Switching
File Size100KB,7 Pages
ManufacturerRenesas Electronics Corporation
Websitehttps://www.renesas.com/
Download Datasheet Compare View All

HITJ0202MPTL-HQ Overview

Silicon P Channel MOS FET Power Switching

Preliminary
Datasheet
HITJ0202MP
–20V, –2.7A, 105mmax.
Silicon P Channel MOS FET
Power Switching
Features
Low on-resistance
R
DS(on)
= 83 m typ (V
GS
= –4.5 V, I
D
= –1.4 A)
Low drive current
High speed switching
2.5 V gate drive
R07DS0474EJ0200
Rev.2.00
May 09, 2013
Outline
RENESAS Package code: PLSP0003ZB-A
(Package name: MPAK)
3
D
3
2
1
2
G
1. Source
2. Gate
3. Drain
S
1
Note:
Marking is “VV”.
Absolute Maximum Ratings
(Ta = 25°C)
Item
Drain to source voltage
Gate to source voltage
Drain current
Drain peak current
Body - drain diode reverse drain current
Channel dissipation
Channel temperature
Storage temperature
Symbol
V
DSS
V
GSS
I
D
I
D(pulse) Note1
I
DR
Pch
Note2
Tch
Tstg
Ratings
–20
+8 / –12
–2.7
–8.0
–2.7
0.8
150
–55 to +150
Unit
V
V
A
A
A
W
C
C
Notes: 1. PW
10
s,
duty cycle
1%
2. When using the glass epoxy board (FR-4: 40 x 40 x 1 mm)
R07DS0474EJ0200 Rev.2.00
May 09, 2013
Page 1 of 6

HITJ0202MPTL-HQ Related Products

HITJ0202MPTL-HQ HITJ0202MP_13
Description Silicon P Channel MOS FET Power Switching Silicon P Channel MOS FET Power Switching
Masters, I want to make a 16*32 dot matrix, but I don't have a good and accurate schematic and program.
Experts, have you done this? Can you please share it with me? Schematics and programs, it would be better if you have a drawing, please help me!...
我22 Creative Market
IAR software programming and debugging issues
Hello everyone, what are the uses of IAR debugging? How to use it? Please give a detailed answer and guide steps. Thank you....
小飞侠859 Microcontroller MCU
How to define bit fields for data in a structure in C language?
Normally, if you set the size of a structure member, it should be as follows [code] typedef struct { char a:1; char b:1; char c:3; char d:3; } [/code] If you want to define an array in a structure, ho...
littleshrimp MCU
Problems with FPGA PLLs
I would like to ask you, the result of the phase-locked loop provided by FPGA is that the frequency is equal and the phase difference is constant, but is the phase difference value finally locked each...
eeleader FPGA/CPLD
I would like to ask a question about drawing a schematic
It's my first time drawing a board, and I want to make some holes on the board. These holes will serve as power input and signal output. What components should I put in these holes when drawing the sc...
lengmian1001 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2387  2834  1398  1109  280  49  58  29  23  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号