EEWORLDEEWORLDEEWORLD

Part Number

Search

50S2J20TSMT

Description
Board Connector, Socket,
CategoryThe connector    The connector   
File Size221KB,1 Pages
ManufacturerPANCON CONNECTORS
Environmental Compliance
Download Datasheet Parametric View All

50S2J20TSMT Overview

Board Connector, Socket,

50S2J20TSMT Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerPANCON CONNECTORS
Reach Compliance Codecompliant
ECCN codeEAR99
Body/casing typeSOCKET
Connector typeBOARD CONNECTOR
Contact to complete cooperationTIN
Contact completed and terminatedTin (Sn)
Contact materialNOT SPECIFIED
DIN complianceNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
OptionsGENERAL PURPOSE
ITWCatalog3rdEd_F.qxp
8/1/07
1:17 PM
Page 121
New Products
.100" Socket
Strips
RoHS
Compliant
ORDERING INFORMATION
50 S XX A NN G YYY
Series
Style
S1 – Single row straight tail
S2 – Dual row straight tail
S1R – Single row rt angle tail
S2R – Dual row rt angle tail
Housing Type
A-
.331 Profile;
B-
.216 Profile;
C-
.260 Profile;
D-.197
Profile .100" x .150";
E-
.197 Profile.100" x .200";
F-
.197 Profile.100" x .300";
G-
.197 Profile SMT;
H-
Box socket strip;
J-
.138 Profile;
K-
.210 Profile
Options
H – High Temperature
SMT – Surface Mount
Plating Codes
G – Full Gold
S – Selective Gold
T – Full TIn plating
No. of Positions
Single Row 01–40
Dual Row 02–80
123
#In the Cloud#Tickets are in rush, tickets for the Cloud Computing Conference are worth 2,000 yuan!
[font=黑体][size=5][color=#ff0000]Congratulations to netizen [url=https://home.eeworld.com.cn/my/aiguodelaoge.html][b]aiguodelaoge[/b][/url] for winning a ticket to the 5th China Cloud Computing Confere...
EEWORLD社区 Embedded System
How to use D flip-flop to achieve delay???
A D flip-flop delays one CLK cycle. If it delays 10 CLK cycles, it means it triggers a few more beats. How should the program be written?StartFragmentA D flip-flop program reg A_ZRE0_CROSS_MOVE; alway...
cetc50 FPGA/CPLD
How to make Acticesync support UDP?
I am making a GPS vehicle terminal. With Acticesync, I can debug in single step. Unfortunately, I can only debug TCP protocol. I can't debug UDP because I heard that Acticesync doesn't support it. I w...
lc258 Embedded System
About transfer function
Recently, I was reading about circuit principle analysis. Regarding the transfer function, I introduced an exponential sine wave excitation to analyze the steady-state response, and finally introduced...
15272693963 Integrated technical exchanges
Learn FPGA from Teacher Xia (1) Why Verilog can support large-scale design
[flash]http://www.tudou.com/v/sYYYpxggFX0/v.swf[/flash]...
soso FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 296  1375  1103  129  1228  6  28  23  3  25 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号