EEWORLDEEWORLDEEWORLD

Part Number

Search

51726-11902000ALF

Description
Board Connector, 39 Contact(s), 4 Row(s), Male, Right Angle, Solder Terminal, LEAD FREE
CategoryThe connector    The connector   
File Size228KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Download Datasheet Parametric View All

51726-11902000ALF Overview

Board Connector, 39 Contact(s), 4 Row(s), Male, Right Angle, Solder Terminal, LEAD FREE

51726-11902000ALF Parametric

Parameter NameAttribute value
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codecompliant
Other featuresTERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN (78) OVER NICKEL
Contact point genderMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number51726
Mixed contactsYES
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of rows loaded4
OptionsGENERAL PURPOSE
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts39
UL Flammability Code94V-0
PDM: Rev:M
STATUS:
Released
Printed: Dec 20, 2010
.
Please help me analyze the circuit diagram
Can anyone help me analyze this circuit diagram?...
风中追风fzzf Analog electronics
The first application applet of Android application - calculator
After continuous efforts and combined with video learning, I finally wrote the code completely. And the functions were realized. During this period, problems kept arising. By finding and solving them,...
shilaike Linux and Android
TCPMP
Problems with playing avs naked videos in tcpmp Recently, I want to implement the playback of AVS naked videos. The idea is: first write an avs naked video plug-in in the splitter project (equivalent ...
bb8224575 Embedded System
Common filter circuits
1. C-type filter circuitWhen using a C-type filter circuit, the AC component in the signal is passed to the ground through a capacitor, so that the output signal retains more DC components. Generally ...
灞波儿奔 Analogue and Mixed Signal
Verilog design of AM signal generator
[align=left]Urgent! ! I need some guidance on how to design an AM signal generator using Verilog. The software is Vivado and the hardware is Xilinx development board. It would be even better if there ...
蓝色太阳 FPGA/CPLD
Motor Design Competition Report Format
[i=s]This post was last edited by paulhyde on 2014-9-15 09:19[/i] :victory: :lol...
dy321.love Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2238  2039  151  2006  2704  46  42  4  41  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号