54102-G32-32 datasheet, PDF - EEWORLD Datasheet

54102-G32-32: DescriptionBoard Connector, 64 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size210KB，2 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54102-G32-32 Overview

Board Connector, 64 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	POLY BAG PACKAGING
body width	0.19 inch
subject depth	0.1 inch
body length	3.2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (30)
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Dielectric withstand voltage	1500VAC V
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	54102
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	130 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	30u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.15 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	64
UL Flammability Code	94V-0

PDM: Rev:T

STATUS:

Released

Printed: Feb 10, 2010

Feel the power of dsp: The same 256-order fir, the same data length 110592, the same algorithm, the calculation takes more than 10 seconds in VB6 environment on Celeron 2.0G computer, and less than 200ms in TI 150M processo...; wh111wh DSP and ARM Processors

When using NiosII/e or NiosII/s, the system runs normally; but when changing to NiosII/f, the system cannot run normally. Why?: I have a question about FPGA , experts please help me, thanks in advance!I am using DE0 development board, quartrsII 8.1, NiosII8.1. The system built in SOPC includes the following components: NiosII,...; eeleader FPGA/CPLD

How audio processing algorithms improve the sound quality of small speakers: [align=left][color=#000]Modern smartphones are sleek and powerful, and while the size of the phone varies, a state-of-the-art device packs a lot of features into a package that's about 110 x 60 x 15mm...; maylove Analogue and Mixed Signal

Block ads: The State Administration of Radio, Film and Television and the State Administration for Industry and Commerce issued a notice on the 19th, requiring the rectification of radio and television medical i...; gaoyanmei Talking

Texas Instruments DLP Technology for Spectroscopic Analysis: [b][font=微软雅黑][size=5][color=#118899][url=https://www.eeworld.com.cn/ads/clickads.php?id=9902]DLP System Design Considerations for Near Ultraviolet (UVA) Applications (Wavelength Range between 363nm a...; EEWORLD社区 TI Technology Forum

Looking for 2410.pcb diagram, demo version is also OK: Thank you all heroes...; chriswwl PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components