EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-812-26-1300RLF

Description
Board Connector, 52 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-812-26-1300RLF Overview

Board Connector, 52 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Kinked Leads Terminal, Locking, Black Insulator, Receptacle

54122-812-26-1300RLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompliant
body width0.19 inch
subject depth0.512 inch
body length2.6 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER KINKED LEADS
Total number of contacts52
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC (3)
FPGA software part of the intermediate frequency design of DUC design of PFIR design This scheme requires the design of a 72-order 3-fold interpolation programmable FIR filter (i.e. PFIR), with an inp...
muhan9 FPGA/CPLD
【Discussion】Capture mode pulse counting
I want to use 430 to measure the number of pulses of an external input pulse in 1 second. I use Timer_A to set the timer for 1 second, and then define the input pin as capture mode. Every time a pulse...
wujieling Microcontroller MCU
EEWORLD University Hall----Hands on Sensorless 2(B)
Hands on Sensorless 2(B):https://training.eeworld.com.cn/course/181...
dongcuipin Talking
Is this what the 0 detection is like?
I often see posts about 0 detection, but I don't know what function they want to achieve. Some even cite foreign papers, which are very complicated and difficult to understand. I simulated the attache...
captzs Analog electronics
How do I calculate the output of this amplifier? Thanks
[size=10.5pt][font=宋体][size=10.5pt]Calculate the output voltage as shown below[/size][/font][size=10.5pt]Vout[/size][/size] [[i] This post was last edited by june33 on 2009-10-17 15:07[/i]]...
june33 Analog electronics
Smart desk lamp
I would like to add the following functions: clock and voice broadcast. Please help me. Please help me online. Waiting...
kangyun 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1764  672  2836  362  1448  36  14  58  8  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号