EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-812-16-2050LF

Description
Board Connector, 32 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-812-16-2050LF Overview

Board Connector, 32 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

54122-812-16-2050LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompliant
body width0.19 inch
subject depth0.807 inch
body length1.6 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness15u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts32
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
EFINIX FPGA Video Image Learning Solution - Open Source
Six kingdoms are over, four seas are one, Shushan is still, and Afang is emerging. In the ten years from 2008 to 2018, Xilnix has won three cities in the FPGA industry and become the industry leader. ...
wisdomzhang FPGA/CPLD
[SynPlify Technical Question] How can I combine gate circuits together in Synplify?
When I look at the circuit diagram using the Gates view in Technology, I see gates of AND2 OR2 INV. How can I combine these gates to form complex gates such as AND3, AND4B2, etc. (not in RTL ). Thank ...
eeleader FPGA/CPLD
Configure LCD memory
Hello. I have a question.Like the LCD model SPFD5408, it has a built-in GRAM size of 240*320*18But I want to define an application LCD buffer size as unsigned short buff[320][240]The user can directly...
heycare stm32/stm8
"AlientekSTM32 Example Manual" has uploaded 20 classic examples! Manual has been uploaded
Due to attachment restrictions, I cannot post all source code and manuals in one post, so I have attached the address of the uploadedexamples. I hope it will be helpful to the majority of netizens!Upd...
eekingking stm32/stm8
TCPMP 0.72RC1 for CE6.0 error - please kieven2008 to take the lead
Please kieven2008 come and take the points, thank you for your help, otherwise I may have to spend several weeks on this problem, and may not be able to solve it....
tianweiming Embedded System
Today's Shanghai Auto Show was dominated by the Tesla rights activist female owner
Today, a female car owner appeared at the Tesla booth at the Shanghai Auto Show. She was wearing a white T-shirt with "Brake Failure" written on it. She stood on the roof of the car and shouted "Tesla...
eric_wang Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1760  1344  726  2760  433  36  28  15  56  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号