EEWORLDEEWORLDEEWORLD

Part Number

Search

51702-11805600BALF

Description
Board Connector, 74 Contact(s), 4 Row(s), Male, Straight, Solder Terminal, Guide Pin, Receptacle, LEAD FREE
CategoryThe connector    The connector   
File Size239KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance  
Download Datasheet Parametric View All

51702-11805600BALF Overview

Board Connector, 74 Contact(s), 4 Row(s), Male, Straight, Solder Terminal, Guide Pin, Receptacle, LEAD FREE

51702-11805600BALF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAmphenol
package instructionLEAD FREE
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresTERMINAL PITCH FOR POWER CONTACTS: 6.35 MM
Board mount optionsSPLIT BOARD LOCK
body width0.574 inch
subject depth0.5 inch
body length6.55 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationGOLD (30) OVER NICKEL (50)
Contact completed and terminatedTIN (78) OVER NICKEL (50)
Contact point genderMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
DIN complianceNO
Dielectric withstand voltage2500VDC V
Durability200 Cycles
Filter functionNO
IEC complianceNO
maximum insertion force.973 N
Insulation resistance500000000 Ω
insulator materialTHERMOPLASTIC
JESD-609 codee3
MIL complianceNO
Manufacturer's serial number51702
Mixed contactsYES
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
Number of rows loaded4
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
OptionsGENERAL PURPOSE
Rated current (signal)1 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.165 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts74
UL Flammability Code94V-0
Evacuation force-minimum value.1668 N
PDM: Rev:P
STATUS:
Released
Printed: Feb 21, 2012
.
Learning Footprints--Basic Principles of FPGA Design
Basic principles of FPGA design The principle of trade-off between area and speed: use more logic resources in exchange for faster speed! Area and speed are a pair of mutually restrictive indicators t...
loseabc FPGA/CPLD
Favorite TI Stellaris post summary
I found that many friends are looking for some of the information I posted before, so I specially sorted out the posts I posted before that I think may be helpful to everyone: New Year's gift: TI Stel...
fengzhang2002 Microcontroller MCU
[Transfer] OpenWRT uses AP+WDS mode to build a wireless relay
[p=25, null, left][size=16px]The two routers are configured as: AP1 is set to Access Point + WDS mode, and AP2 is set to Client and AP mode. AP2 is connected to AP1 via wireless, and then the network ...
chenzhufly RF/Wirelessly
After the LCD screen is initialized, the screen becomes distorted and cannot be cleared
Only one line can be displayed on the screen...
xycgood ARM Technology
The difference between 74LS** and 74HC**
74LS is a TTL type integrated circuit, while 74HC is a CMOS integrated circuit. The high and low levels of LS and HC are defined differently. The high level of HC is 0.7 times the power supply voltage...
kjf5151 Analog electronics
What does this warning mean?
warining: entry point other than _c_int00 specified...
flyfish1986 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 467  121  563  2069  429  10  3  12  42  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号