54242-806-42-1000 datasheet, PDF

54242-806-42-1000: DescriptionBoard Stacking Connector, 42 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size83KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54242-806-42-1000 Overview

Board Stacking Connector, 42 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	1627213653
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.38
body width	0.169 inch
subject depth	0.394 inch
body length	4.2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (15) OVER NICKEL (50)/NICKEL PALLADIUM GOLD (15) OVER NICKEL (50)
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	POLYETHYLENE
JESD-609 code	e0
MIL compliance	NO
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	5.461 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
Terminal pitch	2.54 mm
Termination type	SURFACE MOUNT
Total number of contacts	42
UL Flammability Code	94V-0

PDM: Rev:C

STATUS:

Released

Printed: Sep 01, 2004

Install Linux system easily: Install Linux system easily...; lorant Linux and Android

Some experience in interpreting Verilog code.pdf: Some experience in interpreting Verilog code.pdf...; zxopenljx FPGA/CPLD

Weekly highlights: 2017.9.11-2017.9.17: [size=4]Hello, everyone. It's time for our weekly highlights review~ I've sorted out the posts from the previous week. See the picture below, the highlights are: [/size] [size=4][/size] [size=4]Are yo...; okhxyyo Robotics Development

What does it mean that wiring can be routed here? Can't wiring be routed on every layer?: What does it mean that wiring can be routed here? Can't wiring be routed on every layer?...; QWE4562009 Integrated technical exchanges

Does anyone have a standard noise file? Please share it!!! Thank you!!: Does anyone have a standard noise file? Please share it!!! Thank you!!...; FireLife Microcontroller MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components