2200DGG600JB3MB datasheet, PDF

2200DGG600JB3MB: DescriptionStrain Guage Sensor, Gage, 0Psi Min, 600Psi Max, 0.15%, 1-11V, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200DGG600JB3MB Overview

Strain Guage Sensor, Gage, 0Psi Min, 600Psi Max, 0.15%, 1-11V, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknow
Maximum accuracy(%)	0.15%
shell	STAINLESS STEEL
Nominal offset	1V
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Output range	1-11V
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	9/16 MALE WITH SNUBBER
Maximum pressure range	600 Psi
Minimum pressure range
Pressure sensing mode	GAGE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	35 V
Minimum supply voltage	1.5 V
Termination type	DIN 9.4MM W/O MATE
Base Number Matches	1

Will ADI develop digital power supply in the future?: [b]ADI successfully breaks through the digital power barrier[font=Tahoma,][url=http://www.analog.com/zh/press-release/ADP1055_20140324/press.html]HTTP://WWW.ANALOG.COM/ZH/PRESS-RELEASE/ADP1055_2014032...; dontium ADI Reference Circuit

Breakthrough TI BAW technology advances big data amidst the flood of information: [align=center][color=rgb(85, 85, 85)][font="][size=14px][color=rgb(204, 0, 0)][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-00-01-15/3302.asasas.jpg][i...; alan000345 TI Technology Forum

FPGA Learning Notes-----FPGA Competition Adventure: ...; 至芯科技FPGA大牛 FPGA/CPLD

In Verilog, one working clock and the other counting clock are needed, but always cannot be nested. How to solve this problem?: In Verilog, one working clock and the other counting clock are needed, but always cannot be nested. How to solve this problem?...; 等待去做 Embedded System

SABER simulation of Boost-pfc circuit: Now the switch tube is not working, what's going on? The schematic diagram is what I saw in a book. The schematic diagram is in the attachment. Please give me some advice, thank you~~~~...; schwarzenggar Analogue and Mixed Signal

A simple question about porting uC/OS-2 on AVR: I simulated it with Proteus and debugged it with AVR STUDIO. But there were always errors. Finally, I found that the problem was: In the following program, Task5 returns directly to the main function ...; wangxiongke Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components