NOTICE
No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko
Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any
liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or
circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such
as medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there
is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright
infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic
products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from
the Ministry of International Trade and Industry or other approval from another government agency.
©
SEIKO EPSON CORPORATION
2003, All rights reserved.
CONTENTS
Contents
1
INTRODUCTION .............................................................................................. 1
1.1
1.2
1.3
Features .............................................................................................................................1
Block Diagram ...................................................................................................................2
Pad Layout .........................................................................................................................3
1.3.1 Diagram of pad layout ............................................................................................................. 3
1.3.2 Pad coordinates ........................................................................................................................ 3
1.4
1.5
Pin Description ..................................................................................................................4
Mask Option .......................................................................................................................5
2
POWER SUPPLY ............................................................................................... 7
2.1
2.2
Operating Voltage ..............................................................................................................7
Internal Power Supply Circuit ...........................................................................................7
3
CPU AND BUS CONFIGURATION ................................................................ 8
3.1
3.2
CPU ...................................................................................................................................8
Internal Memory ................................................................................................................ 8
3.2.1 Program ROM .......................................................................................................................... 8
3.2.2 RAM .......................................................................................................................................... 8
3.2.3 I/O memory ............................................................................................................................... 8
3.2.4 Display memory ........................................................................................................................ 8
3.2.5 Kanji font ROM ........................................................................................................................ 8
3.3
3.4
3.5
Exception Processing Vectors ...........................................................................................9
CC (Customized Condition Flag) ......................................................................................9
Chip Mode ..........................................................................................................................9
3.5.1 MCU mode and MPU mode ..................................................................................................... 9
3.5.2 Bus mode ................................................................................................................................. 10
3.6
External Bus ......................................................................................................................11
3.6.1 Data bus .................................................................................................................................. 11
3.6.2 Address bus ............................................................................................................................. 12
3.6.3 Read (RD)/write (WR) signals ................................................................................................. 12
3.6.4 Chip enable (CE) signal .......................................................................................................... 12
3.6.5 WAIT control ........................................................................................................................... 13
4
INITIAL RESET ............................................................................................... 14
4.1
Initial Reset Factors ..........................................................................................................14
4.1.1 RESET terminal ....................................................................................................................... 14
4.1.2 Simultaneous LOW level input at input port terminals K00–K03 ........................................... 14
4.1.3 Initial reset sequence ............................................................................................................... 15
4.2
Initial Settings After Initial Reset ......................................................................................16
5
PERIPHERAL CIRCUITS AND THEIR OPERATION ................................ 17
5.1
5.2
I/O Memory Map .............................................................................................................. 17
System Controller and Bus Control ..................................................................................29
5.2.1 Bus mode settings .................................................................................................................... 29
5.2.2 Address decoder (CE output) settings ..................................................................................... 31
5.2.3 WAIT state settings .................................................................................................................. 31
5.2.4 Stack page setting .................................................................................................................... 31
5.2.5 Control of system controller .................................................................................................... 32
5.2.6 Programming notes ................................................................................................................. 33
S1C88649 TECHNICAL MANUAL
EPSON
i
京公网安备 11010802033920号
EEWORLD
