EEWORLDEEWORLDEEWORLD

Part Number

Search

TQ9501

Description
531/1063 Mbaud Fibre Channel Transmitter and Receiver
File Size195KB,16 Pages
ManufacturerTriQuint Semiconductor Inc. (Qorvo)
Websitehttp://www.triquint.com
Download Datasheet Compare View All

TQ9501 Overview

531/1063 Mbaud Fibre Channel Transmitter and Receiver

T
R
I
Q
U
I
N
T
S E M I C O N D U C T O R, I N C .
Data
Data
32
Parity
4
Control
11
HOST
Data
32
Parity
4
Control
12
Data
10
Control
2
TQ9502
Receiver
2
Optical Rx
or Copper
Interface
2
TQ9303
ENDEC
2
Fiber
Optic
Cable
10
Control
2
TQ9501
Transmitter
2
Optical Tx
or Copper
Interface
2
TQ9501/9502
531/1063 Mbaud
Fibre Channel
Transmitter and
Receiver
TriQuint’s Fibre Channel transmitter (TQ9501) and receiver (TQ9502) are
part of the FC531/FC1063 (Fibre Channel 531 and 1063 Megabaud) chip
set. In addition to the transmitter and receiver, TriQuint offers the ENcoder/
DECoder (TQ9303 ENDEC). The TQ9501, TQ9502, TQ9303 and a gigabit
fiber optic module set provide a complete solution for Fibre Channel's FC0
and FC1 layers as well as partial support for the FC2 layer.
The TQ9501 and TQ9502 are designed in TriQuint's proprietary 0.7-micron
GaAs process, enabling the transmitter and receiver to run at higher speeds
and lower power than with conventional processes. The transmitter and
receiver data interface has been selected to be 10 bits in order to conserve
input/output power and to reduce pin count and package size. The trans-
mitter performs the parallel-to-serial conversion and generates the internal
high-speed clock for the serial output. The receiver performs serial-to-
parallel conversion, recovers the clock and data from the serial input, and
detects the K28.5 character (Fibre Channel standard “SYNC” transmission
character).
The TQ9303 ENDEC implements 8b/10b encoding and decoding, ordered
set encoding and decoding, parity checking and generation, 32-bit CRC
checking and generation, and word synchronization as defined in the
Fibre Channel Physical and Signaling Interface Standard (FC-PH).
Fibre Channel provides a high-speed physical layer for Intelligent
Peripheral Interface (IPI) and Small Computer System Interface (SCSI)
upper-layer command sets, High-Performance Parallel Interface (HIPPI)
data link layer, and other user-defined command sets. Fibre Channel
replaces the SCSI, IPI and HIPPI physical interfaces with a higher-
speed interface capable of driving longer distances.
Features
• Compliant with ANSI X3T11
Fibre Channel Standard
• Operates at 531.125 Mbaud
and 1.0625 Gigabaud
(1.25 Gigabaud max)
• Low power dissipation
(2.25 W, typical)
• Low jitter
• No external PLL components
• 10-bit TTL-compatible data bus
• Synchronous Data Bus Interface
Direct interface to TQ9303 ENDEC
• Single +5 V supply
• 48-pin MQuad package
DATACOM
PRODUCTS
For additional information and latest specifications, see our website:
www.triquint.com
1

TQ9501 Related Products

TQ9501 TQ9502
Description 531/1063 Mbaud Fibre Channel Transmitter and Receiver 531/1063 Mbaud Fibre Channel Transmitter and Receiver

Recommended Resources

Using ARM7 to control LCD applications
I am working on ARM with some classmates recently. I want to do some LCD-related projects. I have a few questions to ask~! Three questions: 1. Application innovation, do you have any good suggestions?...
sunshine0410 ARM Technology
【CC1352P Review】Summary
LAUNCHXL_CC1352P1 The "luxury" materials used in this board lie in the debugger part on the board (the MCU's periphery is only equipped with a SPI Flash, in addition to the necessary crystal oscillato...
cruelfox RF/Wirelessly
Use of MSP430 serial port
Functional description: Two virtual terminals, 430 receives character input from B1 and returns the character to B1, and also sends the character to B2 via infrared. Infrared is modulated by 555 timer...
qinkaiabc Microcontroller MCU
A classic joke from a foreigner (it doesn’t matter, the translation below is more exciting)
1. I asked God for a bike, but I know God doesn't work that way. So I stole a bike and asked for forgiveness. 2. I want to die peacefully in my sleep, like my grandfather.. Not screaming and yelling l...
银座水王 Talking
【Low Power】FPGA Basic Circuit-Analog Circuit Basics
A comprehensive introduction to the basic knowledge of FPGA circuits - analog circuits. [[i] This post was last edited by dream_byxiaoyu on 2011-11-12 12:38 [/i]]...
dream_byxiaoyu FPGA/CPLD
State machine design in FPGA or CPLD under high-speed environment
This article provides the specifications, analysis methods and optimization methods for high-speed environment state machine design using these technologies, and gives corresponding examples. In order...
aimyself FPGA/CPLD

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1357  1690  2210  484  913  28  35  45  10  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号