EEWORLDEEWORLDEEWORLD

Part Number

Search

V54C3256404VDK7I

Description
Synchronous DRAM, 64MX4, 5.4ns, CMOS, PBGA54
Categorystorage    storage   
File Size720KB,56 Pages
ManufacturerProMOS Technologies Inc
Environmental Compliance  
Download Datasheet Parametric View All

V54C3256404VDK7I Overview

Synchronous DRAM, 64MX4, 5.4ns, CMOS, PBGA54

V54C3256404VDK7I Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerProMOS Technologies Inc
package instructionFBGA, BGA54,9X9,32
Reach Compliance Codecompliant
Maximum access time5.4 ns
Maximum clock frequency (fCLK)143 MHz
I/O typeCOMMON
interleaved burst length1,2,4,8
JESD-30 codeS-PBGA-B54
memory density268435456 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width4
Number of terminals54
word count67108864 words
character code64000000
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize64MX4
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeFBGA
Encapsulate equivalent codeBGA54,9X9,32
Package shapeSQUARE
Package formGRID ARRAY, FINE PITCH
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply3.3 V
Certification statusNot Qualified
refresh cycle8192
Continuous burst length1,2,4,8,FP
Maximum standby current0.001 A
Maximum slew rate0.2 mA
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formBALL
Terminal pitch0.8 mm
Terminal locationBOTTOM
Maximum time at peak reflow temperatureNOT SPECIFIED
V54C3256(16/80/40)4VD*I
256Mbit SDRAM, INDUSTRIAL TEMPERATURE
3.3 VOLT, TSOP II / FBGA PACKAGE
16M X 16, 32M X 8, 64M X 4
6
System Frequency (f
CK
)
Clock Cycle Time (t
CK3
)
Clock Access Time (t
AC3
) CAS Latency = 3
Clock Access Time (t
AC2
) CAS Latency = 2
166 MHz
6 ns
5.4 ns
5.4 ns
7PC
143 MHz
7 ns
5.4 ns
5.4 ns
7
143 MHz
7 ns
5.4 ns
6 ns
Features
4 banks x 4Mbit x 16 organization
4 banks x 8Mbit x 8 organization
4 banks x16Mbit x 4 organization
High speed data transfer rates up to 166 MHz
Full Synchronous Dynamic RAM, with all signals
referenced to clock rising edge
Single Pulsed RAS Interface
Data Mask for Read/Write Control
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 3
Programmable Wrap Sequence: Sequential or
Interleave
Programmable Burst Length:
1, 2, 4, 8, and full page for Sequential Type
1, 2, 4, 8 for Interleave Type
Multiple Burst Read with Single Write Operation
Automatic and Controlled Precharge Command
Random Column Address every CLK (1-N Rule)
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 8192 cycles/64 ms
Available in 54 Pin TSOP II, 60 Ball FBGA, 54
Ball FBGA
LVTTL Interface
Single (3.0V~3.3 V)±0.3 V Power Supply
Industrial Temperature (TA): -40C to +85C
Description
The V54C3256(16/80/40)4VD*I is a four bank
Synchronous DRAM organized as 4 banks x 4Mbit
x 16, 4 banks x 8Mbit x 8, or 4 banks x 16Mbit x 4.
The V54C3256(16/80/40)4VD*I achieves high
speed data transfer rates up to 166 MHz by employ-
ing a chip architecture that prefetches multiple bits
and then synchronizes the output data to a system
clock
All of the control, address, data input and output
circuits are synchronized with the positive edge of
an externally supplied clock.
Operating the four memory banks in an inter-
leaved fashion allows random access operation to
occur at higher rate than is possible with standard
DRAMs. A sequential and gapless data rate of up to
166 MHz is possible depending on burst length,
CAS latency and speed grade of the device.
Device Usage Chart
Operating
Temperature
Range
-40°C to +85°C
Package Outline
T/S
Access Time (ns)
6
Power
7
7PC
Std.
L
U
Temperature
Mark
I
V54C3256(16/80/40)4VD*I Rev. 1.3 December 2007
1
ADuC7060 Serial Burning Software Tool
With COM port...
蓝雨夜 ADI Reference Circuit
Has anyone solved the problem of radio being able to collect data?
[i=s]This post was last edited by paulhyde on 2014-9-15 03:06[/i] As shown in the picture, has anyone done it? We can discuss it together!! I am not very good at it!...
zh471021698 Electronics Design Contest
LM317 current expansion circuit.rar
Classic LM current expansion circuit...
bfxyxxjx Analog electronics
03. Light up the LED and test the buttons
Open the Keil program in the 02_GPIO_Key_Polling_mode folder in the Demo packageWe add the following content to the original program int main(void) {uint8_t count;systick_config();/* enable the LED2 G...
unisqhzgok GD32 MCU
When the EVC application is running in DEBUG mode, it prompts "assertion failed "wincore.cpp line 1051"
When the EVC application is running under DEBUG, it prompts assertion failed "wincore.cpp line 1051". How to solve this? Press Give Up to exit the program, Ignore & Retry the program cannot run normal...
syue216 Embedded System
The difference between WIN CE, ADS, and LINUX
I just bought a development board and found that the information inside is divided into three parts: one part is WIN CE, one part is ADS, and one part is LINUX. WIN CE seems to shield almost all hardw...
glabhenly Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 436  892  907  610  1915  9  18  19  13  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号