BA6-FREQ6-STBY2-SR datasheet, PDF

BA6-FREQ6-STBY2-SR: DescriptionSeries - Fundamental Quartz Crystal, 10MHz Min, 20MHz Max,; CategoryPassive components Crystal/resonator; File Size94KB，2 Pages; ManufacturerBliley Technologies Inc

Download Datasheet Parametric View All

BA6-FREQ6-STBY2-SR Overview

Series - Fundamental Quartz Crystal, 10MHz Min, 20MHz Max,

Parameter Name	Attribute value
Maker	Bliley Technologies Inc
Reach Compliance Code	unknown
Other features	AT CUT CRYSTAL
Ageing	1 PPM/YEAR
Crystal/Resonator Type	SERIES - FUNDAMENTAL
Drive level	500 µW
frequency stability	0.002%
frequency tolerance	20 ppm
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	20 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	75 °C
Minimum operating temperature
physical size	L17.65XB7.37XH19.69 (mm)/L0.695XB0.29XH0.775 (inch)
Series resistance	25 Ω
surface mount	NO

Coldweld Vacuum Sealed

Although similar in appearance and configuration to a commonly used solder-sealed counterpart, Bliley's

series features unexcelled process cleanliness and flux-free sealing in a vacuum to minimize

contamination. Improved aging and reliability result at a modest cost premium. The following data is

suggested for general guidance. Superior performance in temperature stability and aging can be provided

if required.

The circuit exploded, haha: Today, a customer came from Japan and brought a circuit board to Shenzhen for debugging. I looked at the circuit diagram and saw that the ground of the 5V power supply and the 220V are the same ground...; jxb01033016 Talking

Is the clock constraint hold of ispLEVER handled the same as that of xilinx?: In the tutorial of ispLEVER , there is no instruction on how to deal with the clock constraint hold in the spreadsheet . It is always blank. Question: 1/ Is the clock constraint hold of ispLEVER handl...; eeleader FPGA/CPLD

How to use VS2005 to develop applications running on winCE5.0: How to use VS2005 to develop applications running on winCE5.0...; zjl2050 Embedded System

Help solve vhdl:quartus7.2 problem encountered when running if..genarate: 本人在quartus7.2运行如下vhdl代码： library ieee;use ieee.std_logic_1164.all;entity shift isgeneric (len:integer);port(a,clk:in std_logic;b:out std_logic);end shift;architecture behav of shift iscomponent dffpor...; kittenqq Embedded System

Thinking about whether the result of FPGA compilation can be converted into source code?: 1. Can the .POF and .SOF files compiled by FPGA be converted to VHDL or VERILOG? Or can the .JED files compiled by XILINX be converted to VHDL or VERILOG? I think if this problem can be reversed, it s...; eeleader FPGA/CPLD

Upload the MINI board data based on STM32F103RBT6!: [backcolor=rgb(238, 238, 238)][size=12px]This is a MINI development board with STM32F103RBT6 as the controller and equipped with CAN bus and RS485 bus interfaces. It is suitable for beginners to learn...; jiaxinhui2011 stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components