EEWORLDEEWORLDEEWORLD

Part Number

Search

S6V6-5

Description
SP6T, 100MHz Min, 10000MHz Max, 4.1dB Insertion Loss-Max, CASE S6
CategoryWireless rf/communication    Radio frequency and microwave   
File Size306KB,2 Pages
ManufacturerCobham PLC
Download Datasheet Parametric View All

S6V6-5 Overview

SP6T, 100MHz Min, 10000MHz Max, 4.1dB Insertion Loss-Max, CASE S6

S6V6-5 Parametric

Parameter NameAttribute value
MakerCobham PLC
Reach Compliance Codeunknown
Other featuresSMA-F, TTL COMPATIBLE
Characteristic impedance50 Ω
structureCOAXIAL
Maximum input power (CW)26.99 dBm
Maximum insertion loss4.1 dB
JESD-609 codee4
Maximum operating frequency10000 MHz
Minimum operating frequency100 MHz
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
RF/Microwave Device TypesSP6T
Terminal surfaceGOLD
Maximum voltage standing wave ratio2
S6V6 Pin Diode Switch
Single Pole, Six Throw
Absorptive
Features:
Incorporated TTL-compatible driver for
convenient system integration and operates
from +5 V and -15 V DC power supplies.
DC blocks at all RF ports.
Ruggedized construction.
RoHS-compliant versions available.
Hermetic versions available.
Specifications:
Parameter
Frequency Range
Insertion Loss (max)
VSWR (max) 50 ohms
Isolation (min)
Switching Speed (max)
CW RF Power, Operating (max)
Specification
0.1 – 10
4.1
2.0
75
250
0.5
Case Styles:
Finish:
Bias & Control Pins:
Weight:
Mounting:
Units
GHz
dB
ratio
dB
nsec
W
Notes:
DC Bias:
(Standard)
DC Bias:
(-5 option)
DC Bias:
(-12 option)
Control:
+5 V +/- 0.5 V @ 240 mA max
-15 V +/- 3 V @ 50 mA max
+5 V +/- 0.5 V @ 300 mA max
-5 V +/- 0.5 V @ 60 mA max
+15 V +/- 3 V@ 240 mA max
-15 V +/- 3 V @ 50 mA max
TTL 0 = Low Loss
TTL 1 = Isolation
E1 controls J2 – J1
E2 controls J3 – J1
E3 controls J4 – J1
E4 controls J5 – J1
E5 controls J6 – J1
E6 controls J7 – J1
Mechanical Specifications:
S6 Outline (Six bit control)
S6-3 Outline (Three bit control)
Gold Plate per MIL-G-45204
ø0.02” x 0.15” long
65 g max
ø0.10” through holes
(2) places
E3 E2 E1
0
0 0
0
0 1
0
1 0
0
1 1
1 0 0
1 0 1
1 1 0
1 1 1
Low Loss Path
J2 - J1
J3 - J1
J4 - J1
J5 - J1
J6 - J1
J7 - J1
ALL OFF
ALL OFF
Three Bit Control:
(-3 option)
Absorptive Switch: 50 ohm termination present at J2, J3, J4, J5, J6
and J7 (in isolation mode).
Switching speed is defined as 50% TTL to 90% RF (t-on) and 50%
TTL to 10% RF (t-off).
Environmental Specifications:
MIL-E-5400, MIL-STD-202, MIL-E-16400
Operating Temp:
-55 °C to +85 °C
Storage Temp:
-65 °C to +125 °C
Humidity:
MIL-STD-202F, M103, Cond B
Shock:
MIL-STD-202F, M213, Cond B
Altitude:
MIL-STD-202F, M105, Cond B
Vibration:
MIL-STD-202F, M204, Cond B
Thermal Shock:
MIL-STD-202F, M107, Cond A
Temperature Cycle:
MIL-STD-202F, M105C, Cond D
Screening:
Internal Visual per MIL-STD-883, Method 2017
Temperature Cycle: -65 °C to +100 °C, 10 cycles
Hermetically-sealed switches are fine and gross leak checked per
MIL-STD-883, Method 1014.
Optional High-Rel screening available upon request. Contact the
factory to discuss your screening requirements.
SIGNAL & CONTROL SOLUTIONS
Revision Date: 2/28/2014
40 Industrial Way East, Eatontown , NJ 07724 [USA]
Phone: (732) 460-0212, Fax: (732) 460-0214
www.aeroflex.com/ascs, email: ascs-sales@aeroflex.com
Homemade protel components
How do you make your own protel components? What are the precautions?...
无泪的哭泣 PCB Design
FPGA integrated circuit written test and interview questions and answers 20171012 (serial to be continued)
[align=left] [/align][align=left] [/align][align=left] [/align][align=center]FPGA/Integrated Circuit[/align][align=center]Written Interview Questions and Answers[ /align][align=left] [/align][align=le...
xuehua_12 FPGA/CPLD
Anti-electromagnetic interference technology in signal transmission
During the transmission process of the large centrifugal compressor condition monitoring system, the vibration and temperature signals are subject to unknown electromagnetic interference, causing irre...
18015858399 TI Technology Forum
Two FPGA boards
[i=s] This post was last edited by Shuiqingwuyu on 2015-5-17 20:54 [/i] [b](The first one has been released) [/b] The first one is suitable for getting started with FPGA. I bought it with privileges. ...
水清无鱼 Buy&Sell
ADI Power Supply Design Guide
ADI Power Supply Design Guide...
欧阳疯 Power technology
msp430 about ADC and keyboard interrupt nesting
[i=s] This post was last edited by paulhyde on 2014-9-15 04:00 [/i] ADC sampling interrupt and keyboard interrupt cannot be used together. There is no problem with the individual modules. Why is this?...
dqkong_90 Electronics Design Contest

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 578  104  2679  284  385  12  3  54  6  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号