74H21DCQM datasheet, PDF - EEWORLD Datasheet

74H21DCQM: DescriptionAND Gate, TTL/H/L Series, 2-Func, 4-Input, TTL, CDIP14, CERAMIC, DIP-14; Categorylogic logic; File Size52KB，1 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric View All

74H21DCQM Overview

AND Gate, TTL/H/L Series, 2-Func, 4-Input, TTL, CDIP14, CERAMIC, DIP-14

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Fairchild
package instruction	DIP, DIP14,.3
Reach Compliance Code	compliant
series	TTL/H/L
JESD-30 code	R-CDIP-T14
JESD-609 code	e0
Logic integrated circuit type	AND GATE
MaximumI(ol)	0.02 A
Humidity sensitivity level	2A
Number of functions	2
Number of entries	4
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	250
Maximum supply current (ICC)	32 mA
Prop。Delay @ Nom-Sup	12 ns
propagation delay (tpd)	12 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum supply voltage (Vsup)	5.25 V
Minimum supply voltage (Vsup)	4.75 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30

How to generate s3c2440 USBD interrupt: There is an INT_USBD interrupt in the interrupt control of s3c2440 (s3c2410 s3c2443, etc.). Under normal circumstances, this interrupt will be generated after USB is inserted. What is the basis for th...; laopo163 Embedded System

Beginner's guide to OSTimeDly(1); issues regarding delay: I am a beginner in ucos, but I have not been able to find the way. I don't know how to learn it well. I have been studying for a week and have not made any progress. Although I understand some things,...; longbiao831 Embedded System

R7F0C80212 suite trial development environment construction 1---cubesuite+ software installation: In this event, I was very lucky to get the R7F0C80212 development kit, but due to the busy project work, I have not been able to spare time to carefully evaluate the R7F0C80212. Now that the work has ...; yang_alex Renesas Electronics MCUs

Design of Continuous Modulation Mode Power Factor Corrector: The traditional method of obtaining DC voltage from a 220V AC power grid through uncontrolled rectification has been widely used in power electronics technology. Its advantages are simple structure, l...; zbz0529 Power technology

Quartues 2 simulation teshbench unexpectedly has a problem: After QUARYUS2 -TOOL-RUN EDA SIMULATION TOOL, the following error message appears when running ModelSim 6.5. I hope experts can give me some advice. Q385157936For example,ModelSim may displaythe follo...; lvben5d FPGA/CPLD

How to remove the warning when generating IP core in planahead: When I generate an IP core in planahead, there is always a warning that I can't get rid of: [sim 0] Verilog simulation file type 'Behavioral' is not valid for this core. Overriding with simulation fil...; weibyboy FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components