SEMICONDUCTOR
TECHNICAL DATA
APPLICATION
・I/O
ESD protection for mobile handsets, notebook, PDAs, etc.
・EMI
filtering for data ports in cell phones, PDAs, notebook computers
・EMI
filtering for LCD, camera and chip-to-chip data lines
Pin 1
PF1015UDF12
ESD/EMI Filtering
A
1
C
E
6
GND PAD
B
F
FEATURES
・EMI/RFI
filtering
・ESD
Protection to IEC 61000-4-2 Level 4
・Low
insertion loss
・Good
attenuation of high frequency signals
・Low
operating and leakage current
・Six
elements in one package
SIDE VIEW
J
TOP VIEW
12
D
7
BOTTOM VIEW
・Low
clamping voltage
K L
DESCRIPTION
PF1015UDF12 is an EMI filter array with electrostatic discharge (ESD) protection,
which integrates six pi filters (C-R-C). These parts include ESD protection diodes on
every pin, providing a very high level of protection for sensitive electronic components
that may be subjected to electrostatic discharge.
The PF1015UDF12 provides the recommended line termination while implementing a
low pass filter to limit EMI levels and providing ESD protection which exceeds IEC
61000-4-2 level 4 standard. The UDFN package is a very effective PCB space
occupation and a very thin package (0.4mm Pitch, 0.5mm height)
1,12 : Filter channel 1
2,11 : Filter channel 2
3,10 : Filter channel 3
4,9 : Filter channel 4
5,8 : Filter channel 5
6,7 : Filter channel 6
DIM
A
B
C
D
E
F
G
H
J
K
L
MILLIMETERS
2.50
1.20
_
1.80
+
0.10
_
0.20
+
0.05
0.40
_
0.30
+
0.10
_
0.25
+
0.05
0.20 Min
_
0.50
+
0.05
0.125
0.03+0.02/-0.03
UDFN-12
MARKING
Type Name
CHARACTERISTIC
DC Power Per Resistor
Power Dissipation
Junction Temperature
Storage Temperature
* Total Package Power Dissipation
SYMBOL
P
R
*P
D
T
j
T
stg
RATING
100
600
150
-55½150
UNIT
mW
℃
℃
0 A
MAXIMUM RATING (Ta=25℃)
T3
Lot No.
RECOMMENEDED FOOTPRINT
(dimensions in mm)
1.50
0.40
EQUIVALENT CIRCUIT
FILTERn*
100Ω
FILTERn*
15pF
15pF
0.30
0.45
GND
ELECTRICAL CHARACTERISTICS (Ta=25℃)
CHARACTERISTIC
Reverse Stand-Off Voltage
Reverse Breakdown Voltage
Reverse Leakage Current
Cutoff Frequency
Channel Resistance
Capacitance
SYMBOL
V
RWM
V
BR
I
R
fc
-3dB
R
LINE
C
LINE
I
t
=1mA
V
RWM
=3.3V
V
Line
=0V, Z
SOURCE
=50Ω, Z
LOAD
=50Ω
Between Input and Output
V
Line
=0V DC, 1MHz, Between I/O Pins and GND
V
Line
=2.5V, 1MHz, Between I/O Pins and GND
TEST CONDITION
-
MIN.
-
6
-
-
80
36
24
TYP.
-
-
-
110
100
45
30
MAX.
5
-
1.0
-
120
54
36
UNIT
V
V
μ
A
MHz
Ω
pF
2009. 6. 4
Revision No : 3
H
G
0.40 PITCH
1.95
1/2
Domestic Chip Exchange
京公网安备 11010802033920号
EEWORLD
