GS8662Q09GE-300IT datasheet, PDF

Datasheet> All Categories > storage> storage> GS8662Q09GE-300IT

GS8662Q09GE-300IT: DescriptionStandard SRAM, 8MX9, 0.45ns, CMOS, PBGA165, 15 X17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165; Categorystorage storage; File Size1MB，35 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS8662Q09GE-300IT Overview

Standard SRAM, 8MX9, 0.45ns, CMOS, PBGA165, 15 X17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

GS8662Q09GE-300IT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	GSI Technology
Parts packaging code	BGA
package instruction	15 X17 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.B
Maximum access time	0.45 ns
Other features	PIPELINED ARCHITECTURE
JESD-30 code	R-PBGA-B165
JESD-609 code	e1
length	17 mm
memory density	75497472 bit
Memory IC Type	STANDARD SRAM
memory width	9
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	8388608 words
character code	8000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	8MX9
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.5 mm
Maximum supply voltage (Vsup)	1.9 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15 mm

Preview

Download Datasheet

View All

Preliminary

GS8662Q08/09/18/36E-300/250/200/167

165-Bump BGA

Commercial Temp

Industrial Temp

Features

• Simultaneous Read and Write SigmaQuad™ Interface

• JEDEC-standard pinout and package

• Dual Double Data Rate interface

• Byte Write controls sampled at data-in time

• Burst of 2 Read and Write

• 1.8 V +100/–100 mV core power supply

• 1.5 V or 1.8 V HSTL Interface

• Pipelined read operation

• Fully coherent read and write pipelines

• ZQ pin for programmable output drive strength

• IEEE 1149.1 JTAG-compliant Boundary Scan

• Pin-compatible with present 9Mb, 18Mb, and 36Mb and

future 144Mb devices

• 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package

• RoHS-compliant 165-bump BGA package available

72Mb SigmaQuad-II

Burst of 2 SRAM

300 MHz–167 MHz

1.8 V V

1.8 V and 1.5 V I/O

Bottom View

165-Bump, 15 mm x 17 mm BGA

1 mm Bump Pitch, 11 x 15 Bump Array

C clock inputs. C and C are also independent single-ended

clock inputs, not differential inputs. If the C clocks are tied

high, the K clocks are routed internally to fire the output

registers instead.

Because Separate I/O SigmaQuad-II B2 RAMs always transfer

data in two packets, A0 is internally set to 0 for the first read or

write transfer, and automatically incremented by 1 for the next

transfer. Because the LSB is tied off internally, the address

field of a SigmaQuad-II B2 RAM is always one address pin

less than the advertised index depth (e.g., the 4M x 18 has a

2048K addressable index).

SigmaQuad™ Family Overview

The GSQ8662Q08/09/18/36E are built in compliance with

the SigmaQuad-II SRAM pinout standard for Separate I/O

synchronous SRAMs. They are 75,497,472-bit (72Mb)

SRAMs. The GSQ8662Q08/09/18/36E SigmaQuad SRAMs

are just one element in a family of low power, low voltage

HSTL I/O SRAMs designed to operate at the speeds needed to

implement economical high performance networking systems.

Clocking and Addressing Schemes

The GSQ8662Q08/09/18/36E SigmaQuad-II SRAMs are

synchronous devices. They employ two input register clock

inputs, K and K. K and K are independent single-ended clock

inputs, not differential inputs to a single differential clock input

buffer. The device also allows the user to manipulate the

output register clock inputs quasi independently with the C and

Parameter Synopsis

-300

tKHKH

tKHQV

3.3 ns

0.45 ns

-250

4.0 ns

0.45 ns

-200

5.0 ns

0.45 ns

-167

6.0 ns

0.5 ns

Rev: 1.04 4/2007

1/35

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

Wire break measuring instrument circuit

RTS9096B series circuit

Simple DC voltmeter circuit

Locomotive sound generating circuit

Positive and negative voltage output voltage stabilizing circuit composed of 7800 series and 7900 series

Punched Tape Reading Circuit

【Recruitment】 Embedded part-time recruitment (limited to Xi'an): [size=4]Due to the development of the company's business, we are urgently recruiting part-time staff. Requirements: [/size][color=#000000][size=4][size=15pt][font=宋体, MS Song]1[/font][/size][font=宋体][...; xaqtdz Recruitment

How to use ADC module to measure external voltage: I am using the tiva c [b]TM4C123GH6PM[/b] board, and now I want to use the ADC module to measure the external DC voltage. Then I use the PD0 pin to connect the external voltage value to be measured, a...; Einswell Microcontroller MCU

ASF upgraded to 3.20, TWI issue not improved: Today I ran AS6.2 and found that ASF has been upgraded to 3.20. I wanted to see if the TWI problem on the SAM4S Xplained development board I found last time was improved, so I upgraded it first, and t...; dcexpert MCU

Engineer interview questions (very classic, very comprehensive): [i=s]This post was last edited by paulhyde on 2014-9-15 09:29[/i] Engineer interview questions (very classic, very comprehensive)...; miaorui2008 Electronics Design Contest

Convert PROTEL 99SE library files to DXP 2004: The library file of my PROTEL 99SE is in DDB format. The format after exporting with SE is LIB, and the format after exporting with DXP 2004 is SCHLIB. However, the built-in database of my PROTEL DXP ...; 筱凡天下 Embedded System

It takes 40s to copy kernel from nandflash: My development board uses the BIOS to boot the wince system. After the system is compiled, nk.nb0 is about 35M. During debugging, I found that it takes 40S to copy the system from nandflash to SDRAM. ...; sunnumone Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components