Datasheet TLE 6228 GP
Smart Quad Channel Low-Side Switch
Features
Product Summary
•
Shorted Circuit Protection
•
Overtemperature Protection
•
Overvoltage Protection
•
Parallel Control of the Inputs (PWM Applications)
•
Seperate Diagnostic Pin for Each Channel
•
Power - SO 20 - Package with integrated
cooling area
•
Standby mode with low current consumption
•
µC compatible Input
•
Electrostatic Discharge
(ESD) Protection
•
Green Product (RoHS compliant)
•
AEC qualified
Supply voltage
Drain source voltage
On resistance
Output current
V
S
V
DS(AZ)max
R
ON 1,2
R
ON 3,4
I
D 1,2 (max)
I
D 3,4 (m ax)
4.8 - 32
60
0.23
0.28
2x5
2x3
V
V
W
W
A
A
Application
•
All kinds of resistive and inductive loads (relays,electromagnetic valves)
•
µC compatible power switch for 12 and 24 V applications
•
Solenoid control switch in automotive and industrial control systems
•
Robotic Controls
PG-DSO-20-65
General description
Quad channel Low-Side-Switch (2x5A/2x3A) in Smart Power Technology (SPT) with four separate in
puts and four open drain DMOS output stages. The TLE 6228 GP is fully protected by embedded pro
tection functions and designed for automotive and industrial applications. Each channel has its own
status signal for diagnostic feedback. Therefore the TLE 6228 GP is particularly suitable for ABS or
Powertrain Systems.
Block Diagram
STBY
GND
VS
ENA
normal function
V
BB
IN1
IN2
IN3
IN4
ST1
as Ch. 1
SCB / overload
LOGIC
overtemperature
open load/sh. to gnd
as Ch. 1
Output Stage
as Ch. 1
OUT1
1
4
4
ST2
ST3
ST4
as ST 1
as ST 1
as ST 1
Gate Control
OUT4
GND
V4.1
Page
1
2010-07-10
Datasheet TLE 6228 GP
Detailed Block Diagram
VS
STBY
internal supply
ENA
Overtemperature
Channel 4
Overtemperature
Channel 1
Open Load
Overload
IN1
ST1
LOGIC
OUT1
Open Load
IPD
IN4
LOGIC
Overload
OUT4
ST4
Overtemperature
Channel 3
Overtemperature
Channel 2
Open Load
IPD
IN2
ST2
LOGIC
Overload
OUT2
Open Load
IPD
IN3
LOGIC
Overload
OUT3
ST3
IPD
GND
V4.1
Page
2
2010-07-10
Datasheet TLE 6228 GP
Pin Description
Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
Symbol
GND
OUT1
ST1
IN4
VS
STBY
IN3
ST2
OUT2
GND
GND
OUT3
ST3
IN2
GND
ENA
IN1
ST4
OUT4
GND
Function
Ground
Power Output channel 1
Status Output channel 1
Control Input channel 4
Supply Voltage
Standby
Control Input channel 3
Status Output channel 2
Power Output channel 2
Ground
Ground
Power Output channel 3
Status Output channel 3
Control Input channel 2
Ground Logic
Enable Input for all four channels
Control Input channel 1
Status Output channel 4
Power Output channel 4
Ground
Pin Configuration (Top view)
GND
OUT1
ST1
IN4
VS
STBY
IN3
ST2
OUT2
GND
1
•
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
GND
OUT4
ST4
IN1
ENA
GNDL
IN2
ST3
OUT3
GND
PG - DSO - 20 - 65
Heat slug internally connected to ground pins
V4.1
Page
3
2010-07-10
Datasheet TLE 6228 GP
Maximum Ratings for T
j
= – 40°C to 150°C
The maximum ratings may not be exceeded under any circumstances, not even momentarily and
individually, as permanent damage to the IC will result.
Parameter
Supply voltage
Continuous drain source voltage (OUT1...OUT4)
Input voltage IN1 to IN4, ENA
Input voltage STBY
Status output voltage
Load Dump Protection
V
Load Dump
=
U
P+US;
U
P=13.5 V
R
I
1
)=2
W;
t
d=400ms; IN = low or high
With
R
L
= 5
W
for Ch. 1,2; 10
W
for Ch. 3,4
(I
D
= 2,7A respectively 1,35A)
Operating temperature range
Storage temperature range
Output current per channel (see page 6)
Status output current
Inductive load switch off energy (single pulse)
T
j
= 25°C
Electrostatic Discharge
Voltage (human body model)
according to MIL STD 883D, method 3015.7 and EOS/ESD
assn. standard S5.1 - 1993
DIN Humidity Category, DIN 40 040
IEC Climatic Category, DIN IEC 68-1
Thermal resistance
junction – case (die soldered on the frame)
junction - ambient @ min. footprint
junction - ambient @ 6 cm
2
cooling area
Symbol
V
S
V
DS
V
IN
,
V
ENA
V
STBY
V
ST
V
Load Dump
2
)
Values
-0.3 ... + 40
45
- 0.3 ... + 6
- 0.3 ... + 40
- 0.3 ... + 32
55
Unit
V
V
V
V
V
T
j
T
stg
I
D(lim)
I
ST
E
AS
V
ESD
- 40 ... + 150
- 55 ... + 150
I
D(lim) min
- 5 ... + 5
50
2000
°C
A
mA
mJ
V
E
40/150/56
K/W
R
thJC
R
thJA
2
50
38
Minimum footprint
PCB with heat pipes,
backside 6 cm
2
cooling area
)
R
=internal resistance of the load dump test pulse generator LD200
I
2
)
V
LoadDump
is setup without DUT connected to the generator per ISO 7637-1 and DIN 40 839.
1
V4.1
Page
4
2010-07-10
Datasheet TLE 6228 GP
Electrical Characteristics
Parameter and Conditions
V
S
= 4.8 to 18 V ; T
j
= - 40 °C to + 150 °C
(unless otherwise specified)
1. Power Supply (V
S
)
Supply current (Outputs ON)
Supply current (Outputs OFF)
V
ENA
= L, V
STBY
= H
Standby current
Operating voltage
2. Power Outputs
ON state resistance Channel 1,2
I
D
= 1A; V
S
‡
9.5 V
ON state resistance Channel 3,4
I
D
= 1A; V
S
‡
9.5 V
Z-Diode clamping voltage (OUT1...4)
Pull down current
Output leakage current
3
T
j
= 25
½
C
T
j
= 150°C
T
j
= 25
½
C
T
j
= 150°C
I
D
‡
100 mA
V
STBY
= H, V
IN
= L
V
STBY
= L, 0V
£
V
DS
£
20V
I
D
= 1 A
I
D
= 1 A
I
D
= 1 A
I
D
= 1 A
R
DS(ON)
R
DS(ON)
V
DS(AZ)
I
PD
I
Dlk
t
on
t
off
t
fall
t
rise
t
DSO
t
D
t
D-failure
t
D-IN
t
fOL(off)
3
3
3
3
20
500
500
500
10
15
20
10
5
60
1200
1200
1200
30
45
10
20
0.23
0.28
0.26
0.5
0.4
0.75
60
50
5
50
60
30
30
100
3000
3000
3000
100
W
W
V
µA
µA
µs
V
STBY
= L
I
S
I
S
I
S
V
S
4.8
8
4
10
32
mA
mA
µA
V
Symbol
Values
min
Unit
typ
max
Output turn on time
4
Output turn off time
4
Output on fall time
4
Output off rise time
4
Overload switch-off delay time
4
Output off status delay time
4
Failure extension Time for Status Report
Input Suppression Time
Open Load (off) filtering Time
5
3. Digital Inputs (IN1, IN2, IN3, IN4, ENA)
Input low voltage
Input high voltage
Input voltage hysteresis
5
Input pull down current
Enable pull down current
V
INL
V
INH
V
INHys
V
IN
= 5 V; V
S
‡
6.5 V
V
ENA
= 5 V; V
S
‡
6.5 V
I
IN
I
ENA
- 0.3
2.0
50
10
10
200
30
20
1.0
6.0
60
40
V
V
mV
µA
µA
4. Digital Status Outputs (ST1 - ST4) Open Drain
Output voltage low
Leakage current high
I
ST
= 2 mA
V
STL
I
STH
0.5
2
V
µA
3
4
If the output voltage exceeds 35V, this current (zener current of a internal structure) can rise up to 1mA
See timing diagram, resistive load condition; V
S
‡
9 V
5
This parameter will not be testet but assured by design
V4.1
Page
5
2010-07-10
Test/Measurement
京公网安备 11010802033920号
EEWORLD
