51720-10106410AB datasheet, PDF

51720-10106410AB: DescriptionBoard Connector, Female, Right Angle, Solder Terminal, Locking, Receptacle; CategoryThe connector The connector; File Size272KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

51720-10106410AB Overview

Board Connector, Female, Right Angle, Solder Terminal, Locking, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
body width	0.574 inch
subject depth	0.93 inch
body length	5 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact completed and terminated	Tin/Lead (Sn/Pb)
Contact point gender	FEMALE
Contact material	COPPER ALLOY
Contact resistance	2 mΩ
Contact style	HYBRID
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
maximum insertion force	.973 N
Insulation resistance	10000000000 Ω
insulator material	GLASS FILLED THERMOPLASTIC
JESD-609 code	e0
Manufacturer's serial number	51720
Mixed contacts	YES
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
Maximum operating temperature	105 °C
Minimum operating temperature	-20 °C
Plating thickness	30u inch
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.135 inch
Termination type	SOLDER
Evacuation force-minimum value	.17792 N

PDM: Rev:P

STATUS:

Released

Printed: Dec 20, 2010

IAR for msp430 v6.3 cannot open the SDK routine of cc3200: [size=5]I downloaded the SDK and IAR from the link under CC3200 on TI's official website, but IAR cannot open the simple.eww file in the SDK. The first time I opened it, it showed Unable to create con...; akg Microcontroller MCU

EEWORLD University ---- RT-thread online training: RT-thread online training : https://training.eeworld.com.cn/course/4415RT-Thread is an open source real-time operating system (license GPLv2) mainly developed by the Chinese open source community. The...; 老白菜 MCU

Why is this frequency divider program wrong?: --Divide the 1khz standard signal std_clk into CE outputs with a period of 2 seconds and a duty cycle of 50% LIBRARY IEEE; USE IEEE.STD_LOGIC_1164.ALL; ENTITY freq_division_1 ISPORT(std_clk,reset:IN S...; eeleader FPGA/CPLD

Selection: [i=s] This post was last edited by dontium on 2015-1-23 13:35 [/i] I am currently working on an application of 10-channel AD acquisition and 40-channel PWM output.Is it feasible to use the DSP+FPGA so...; Hellenlee Analogue and Mixed Signal

Take a moment to relax, fun is coming to you!: Share some double-talk jokes of the Tea Garden group. You can download and unzip them to play....; zcgzanne Talking

Happy Knowledge: How is the CPU made?: If calculated by price/weight, CPU is much more expensive than gold. Almost everyone knows that CPU is mainly made of silicon. Silicon is an element that is too numerous to count on the earth (if I re...; 1234 PCB Design

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components