51720-10314008AALF datasheet, PDF

51720-10314008AALF: DescriptionBoard Connector, Female, Right Angle, Solder Terminal, Locking, Receptacle; CategoryThe connector The connector; File Size272KB，3 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

51720-10314008AALF Overview

Board Connector, Female, Right Angle, Solder Terminal, Locking, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Amphenol
Reach Compliance Code	compliant
body width	0.574 inch
subject depth	0.93 inch
body length	6.9 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact completed and terminated	TIN OVER NICKEL
Contact point gender	FEMALE
Contact material	COPPER ALLOY
Contact resistance	2 mΩ
Contact style	HYBRID
Dielectric withstand voltage	2500VDC V
Durability	200 Cycles
maximum insertion force	.973 N
Insulation resistance	10000000000 Ω
insulator material	GLASS FILLED THERMOPLASTIC
Manufacturer's serial number	51720
Mixed contacts	YES
Installation option 1	LOCKING
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
Maximum operating temperature	105 °C
Minimum operating temperature	-20 °C
Plating thickness	30u inch
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.135 inch
Termination type	SOLDER
Evacuation force-minimum value	.17792 N

PDM: Rev:P

STATUS:

Released

Printed: Dec 20, 2010

Learn Analog + Notes on Chapter 2 Equivalent Circuit Derivation of the Operational Amplifier Noise Optimization Handbook: [i=s] This post was last edited by dontium on 2015-1-23 11:24 [/i] [align=left]The following is a brief process of converting current noise into voltage noise: [/align] The op amp current noise circui...; lonerzf Analogue and Mixed Signal

Does anyone have a debugged VHDL program for the ONE-WIRE interface?: Dear experts, if anyone has a debugged VHDL program for the ONE-WIRE interface, please share it with me!...; eeleader FPGA/CPLD

Basic knowledge questions and answers about operational amplifiers: I saw this on the Internet and thought it was good, so I posted it on the forum to share. I don't know if anyone else has shared it before. If so, please notify the moderator or just delete it. I'll p...; xiaoding18 Analog electronics

ADuc7026 Learning-I/O: [i=s] This post was last edited by dj狂人 on 2015-1-8 16:31 [/i] Before we start to talk about how to operate the I/O of ADuc7026, let's talk about the things we need to pay attention to in programming....; dj狂人 ADI Reference Circuit

Is anyone doing data collection?: I am using FPGA for data acquisition. The specific idea is as follows: The front-end analog signal enters low-pass filtering, then converts single-ended to differential, and then sends it to 12bit/80M...; cuianbin FPGA/CPLD

I have questions about FIFO delay and shift register, please give me some advice!: My supervisor assigned me a project, and I was responsible for the following: On the ore conveyor belt, a linear CCD was used to record the size of the ore. The output signal was output through a seri...; shenqizhiren FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components