®
ISL6333, ISL6333A, ISL6333B, ISL6333C
Data Sheet
October 8, 2010
FN6520.3
Three-Phase Buck PWM Controller with
Integrated MOSFET Drivers and Light
Load Efficiency Enhancements for Intel
VR11.1 Applications
The ISL6333 three-phase PWM family of control ICs provide a
precision voltage regulation system for advanced
microprocessors. The integration of power MOSFET drivers
into the controller IC marks a departure from the separate PWM
controller and driver configuration of previous multi-phase
product families. By reducing the number of external parts, this
integration is optimized for a cost and space saving power
management solution.
The ISL6333 controllers are designed to be compatible with
Intel VR11.1 Applications. Features that make these controllers
compatible include an IMON pin for output current monitoring,
and a Power State Indicator (PSI#) pin for phase dropping and
higher efficiency during light load states. An 8-bit VID input is
used to select the desired output voltage from the VR11 DAC
table. A circuit is provided for remote voltage sensing,
compensating for any potential difference between remote and
local grounds. The output voltage can also be positively or
negatively offset through the use of a single external resistor.
The ISL6333 controllers also include advanced control loop
features for optimal transient response to load application and
removal. One of these features is highly accurate, fully
differential, continuous DCR current sensing for load line
programming and channel current balance. Active Pulse
Positioning (APP) Modulation and Adaptive Phase Alignment
(APA) are two other unique features, allowing for quicker initial
response to high di/dt load transients. With this quicker initial
response to load transients, the number of output bulk
capacitors can be reduced, helping to reduce cost.
Integrated into the ISL6333 controllers are user-programmable
current sense resistors, which require only a single external
resistor to set their values. No external current sense resistors
are required. Another unique feature of the ISL6333 controllers
is the addition of a dynamic VID compensation pin that allows
optimizing compensation to be added for well-controlled
dynamic VID response.
Protection features of these controller ICs include a set of
sophisticated overvoltage, undervoltage, and overcurrent
protection. Furthermore, the ISL6333 controllers include
protection against an open circuit on the remote sensing inputs.
Combined, these features provide advanced protection for the
microprocessor and power system.
Features
• Intel VR11.1 Compatible
- IMON Pin for Output Current Monitoring
- Power State Indicator (PSI#) Pin for Phase Dropping
and Higher Efficiency During Light Load States
• CPURST_N Input to Eliminate Required Extensive
External Circuit for proper PSI# Operation of Intel’s
Eaglelake Chipset Platform (ISL6333B, ISL6333C Only)
• Integrated Multi-Phase Power Conversion
- 3-Phase or 2-Phase Operation with Internal Drivers
• Precision Core Voltage Regulation
- Differential Remote Voltage Sensing
- ±0.5% System Accuracy Over-Temperature
- Adjustable Reference-Voltage Offset
• Optimal Transient Response
- Active Pulse Positioning (APP) Modulation
- Adaptive Phase Alignment (APA)
• Fully Differential, Continuous DCR Current Sensing
- Integrated Programmable Current Sense Resistors
- Accurate Load Line Programming
- Precision Channel Current Balancing
• Gate Voltage Optimization Technology (ISL6333,
ISL6333B Only)
• Power Saving Diode Emulation Mode (ISL6333, ISL6333B
Only)
• Optimized for use with Coupled Inductors
• Variable Gate Drive Bias: +5V to +12V
• Microprocessor Voltage Identification Inputs
- 8-bit VID Input for Selecting VR11 DAC Voltages
- Dynamic VID Technology
• Dynamic VID Compensation
• Overcurrent Protection and Channel Current Limit
• Multi-tiered Overvoltage Protection
• Digital Soft-Start
• Selectable Operation Frequency up to 1.0MHz Per Phase
• Pb-free (RoHS Compliant)
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a registered trademark of Intersil Americas Inc.
Copyright Intersil Americas Inc. 2008, 2009, 2010. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.
ISL6333, ISL6333A, ISL6333B, ISL6333C
Pinouts
(Continued)
ISL6333C (48 LD QFN)
TOP VIEW
PHASE1
37
36 VR_RDY
35 EN
34 PUVCC
33 PHASE2
32 UGATE2
GND (PIN 49)
31 BOOT2
30 LGATE2
29 PVCC3
28 LGATE3
27 BOOT3
26 UGATE3
25 PHASE3
13
RGND
14
VSEN
15
IMON
16
PSI#
17
VID7
18
VID6
19
VID5
20
VID4
21
VID3
22
VID2
23
VID1
24
VID0
UGATE1
38
LGATE1
40
ISEN1+
ISEN2+
ISEN3+
BOOT1
39
PVCC1
42
PVCC2
41
ISEN1-
ISEN2-
ISEN3-
43
48
RSET
OFS
FS
SS
VCC
REF
APA
COMP
DVC
1
2
3
4
5
6
7
8
9
47
46
45
44
FB 10
CPURST_N 11
VDIFF 12
Controller Descriptions and Comments
CONTROLLER
ISL6333
ISL6333A
ISL6333B
ISL6333C
CONTROLLER
ISL6333
DIODE
EMULATION
MODE (DEM)
YES
NO
YES
NO
GATE VOLTAGE OPTIMIZATION
TECHNOLOGY
(GVOT)
YES
NO
YES
NO
DROOP PIN
YES
YES
NO
NO
COMMENTS
When PSI# is set high, the controller operates normally in continuous conduction mode (CCM) with all active channels firing.
When the PSI# pin is set low, the controller transitions to single phase operation and changes to diode emulation mode (DEM).
The controller also utilizes it’s new Gate Voltage Optimization Technology (GVOT) to reduce Channel 1’s lower MOSFET gate
drive voltage. This controller yields the highest low load efficiency.
When PSI# is set high, the controller operates normally in continuous conduction mode (CCM) with all active channels firing.
When the PSI# pin is set low, the controller transitions to single phase operation only.
Same feature set as the ISL6333 controller with two additional changes. The CPURST_N pin is added to eliminate extensive
external circuitry required for proper PSI# operation of Intel’s Eaglelake Chipset Platform. The droop pin has been removed
and the droop current now flows out of the FB pin. The droop feature is always active. This controller yields the highest low
load efficiency.
Same feature set as the ISL6333A controller with two additional changes. The CPURST_N pin is added to eliminate extensive
external circuitry required for proper PSI# operation of Intel’s Eaglelake Chipset Platform. The droop pin has been removed
and the droop current now flows out of the FB pin. The droop feature is always active.
ENABLE/DISABLE DROOP
Enable/Disable
Enable/Disable
Always Enabled
Always Enabled
CPURST_N PIN
NO
NO
YES
YES
ISL6333A
ISL6333B
ISL6333C
4
FN6520.3
October 8, 2010
MCU
京公网安备 11010802033920号
EEWORLD
