EEWORLDEEWORLDEEWORLD

Part Number

Search

51725-10007817A0LF

Description
Board Connector, Right Angle, Solder Terminal, Locking
CategoryThe connector    The connector   
File Size230KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

51725-10007817A0LF Overview

Board Connector, Right Angle, Solder Terminal, Locking

51725-10007817A0LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompliant
body width0.574 inch
subject depth0.93 inch
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
maximum insertion force.973 N
Insulation resistance10000000000 Ω
insulator materialGLASS FILLED THERMOPLASTIC
Manufacturer's serial number51725
Mixed contactsYES
Installation option 1LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
reliabilityCOMMERCIAL
Terminal length0.135 inch
Termination typeSOLDER
Evacuation force-minimum value.17792 N
PDM: Rev:L
STATUS:
Released
Printed: Dec 20, 2010
.
When using the GetSystemTime function in wince, error LNK2019 occurs!
When using the GetSystemTime function in wince, error LNK2019 appears! I added the Winbase.h header and Coredll.lib to the LINK location, but it still works the same! I don't know if the header and LI...
yil_zy Embedded System
Sine signal generator
[i=s]This post was last edited by paulhyde on 2014-9-15 09:42[/i] As the title...
ivonne1214 Electronics Design Contest
Usage of MSP430F249 DA
Is there any 249DA process code? I want to use the internal DA to generate a sine signal. The signal data is stored in the ROM, but I don't know how to use the DA module and can't find relevant inform...
qq6853988 Microcontroller MCU
[SINA31 Review] No.2. Verify the body
[i=s] This post was last edited by ljj3166 on 2016-8-6 23:20 Edit[/i] [align=left][font=宋体]Simply scanned the schematic diagrams of the core board and the baseboard[/font][/align][align=left][font=宋体]...
ljj3166 Embedded System
Altera-modesim simulation error
When I was doing timing simulation recently, I kept getting the error Warning: (vsim-SDF-3445) Failed to parse SDF file "edge_dect_v.sdo". It didn't happen before. When I loaded the SDF, I checked the...
火箭_1991 FPGA/CPLD
Can different DRAMs be mixed and matched?
Computer DIY users often encounter a situation: they want to replace a new DRAM module, but they may have another DRAM and worry that the two are incompatible. So, can DRAMs of different generations, ...
eric_wang DIY/Open Source Hardware

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1844  2622  2310  2216  567  38  53  47  45  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号