EEWORLDEEWORLDEEWORLD

Part Number

Search

51760-10314419ABLF

Description
Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle
CategoryThe connector    The connector   
File Size259KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

51760-10314419ABLF Overview

Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle

51760-10314419ABLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompliant
Board mount optionsHOLE .138-.163
body width0.47 inch
subject depth0.865 inch
body length9.75 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
maximum insertion force.973 N
Insulation resistance500000000 Ω
insulator materialGLASS FILLED THERMOPLASTIC
Manufacturer's serial number51760
Mixed contactsYES
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.135 inch
Termination typePRESS FIT
Evacuation force-minimum value.17792 N
PDM: Rev:M
STATUS:
Released
Printed: Dec 20, 2010
.
Continue to ask, this is the last question of this program
It's the same old problem again. It always says that I lost the ";", but the problem is that I really didn't lose it! Can anyone who is proficient in this kind of problem give me some advice? Thank yo...
yepengju Embedded System
100 Examples of VHDL Language
Very good information. VHDL language 100 examples. Example 1: Adder with control port. Example 2: Adder without control port. Example 3: Multiplier. Example 4: Comparator. Example 5: Two-way selector....
马子007 FPGA/CPLD
2440 dot 1024X600 LVDS screen, VCLK setting problem?
1024X600X60=36.8MHZ. That is to say, under normal circumstances, setting VCLK to 36.8MHZ will result in normal display. Since HCLK is 100MHZ, VCLK=HCLK/(clkval+1)/2, it can only be set to 50, 25 or sm...
zhulide Embedded System
Let's travel around the world together
[font=黑体][size=6][b]Let's travel around the world together[/b][/size][/font] I have always had a crush on a girl whose signature is: My biggest dream is to travel around the world with my dog. One day...
Crazy_HUA Talking
51 multi-machine communication processing
A PC is connected to 10 serial ports, and then to 10 8051. How do they communicate? Some people say that address division can solve the problem. Does address division mean that the PC has a unique add...
linguoxian Embedded System
Rectifier output full-bridge transformer switching power supply Switching power supply principle and design (serial 44)
[b]1-8-3-2. Rectifier output full-bridge transformer switching power supply[/b] Figure 1-48 is the working principle diagram of the full-wave rectifier output full-bridge transformer switching power s...
noyisi112 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2531  1584  1055  1603  1643  51  32  22  33  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号