EEWORLDEEWORLDEEWORLD

Part Number

Search

51760-10507617BBLF

Description
Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle
CategoryThe connector    The connector   
File Size259KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

51760-10507617BBLF Overview

Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle

51760-10507617BBLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompliant
Board mount optionsHOLE .138-.163
body width0.47 inch
subject depth0.865 inch
body length8.05 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
maximum insertion force.973 N
Insulation resistance500000000 Ω
insulator materialGLASS FILLED THERMOPLASTIC
Manufacturer's serial number51760
Mixed contactsYES
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.09 inch
Termination typePRESS FIT
Evacuation force-minimum value.17792 N
PDM: Rev:M
STATUS:
Released
Printed: Dec 20, 2010
.
Factors Affecting the Overall Accuracy of ADC
[i=s]This post was last edited by qwqwqw2088 on 2015-7-29 08:21[/i] [color=#a0522d][font=Arial,] The factors that contribute to the overall accuracy of an ADC are usually referred to as the total unad...
qwqwqw2088 Analogue and Mixed Signal
ADC_DAC Basics
ADC_DAC Basics...
雷北城 FPGA/CPLD
Please advise on the calculation of phase shift of this inverting amplifier
Hello everyone: When the input signal of the inverting amplifier inthe schematic diagram is 50KHZ and the amplitude is 6.8Vp-p, the amplitude of Vout will also be 6.8Vp-p, but the phase leads by 90 de...
PSIR Integrated technical exchanges
[Help] How should I set the pull-up or pull-down resistor for ZYNQ's MIO?
In vivado, the PullType of MIO20 is pull-up. I want to remove the pull-up or change it to pull-down, but these parameters cannot be modified. I also did not find the function to set the pull-up or pul...
littleshrimp FPGA/CPLD
fifo
Everyone posts some fifo papers on the forum, but how to use them in actual design? For example: I want to use FPGA to design something. I want to use an asynchronous fifo, but I can't design it mysel...
heningbo FPGA/CPLD
anananjjj's Beaglebone peripheral circuit design week plan
I didn't expect that I would be among the 16 people!! :shy: As I said before, I participated in this event just to learn from the great people! I don't insist on being selected, no matter what the res...
anananjjj DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2803  427  2710  1290  384  57  9  55  26  8 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号