EEWORLDEEWORLDEEWORLD

Part Number

Search

51760-11509620CBLF

Description
Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle
CategoryThe connector    The connector   
File Size259KB,3 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

51760-11509620CBLF Overview

Board Connector, Female, Right Angle, Press Fit Terminal, Guide Pin, Receptacle

51760-11509620CBLF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompliant
Board mount optionsHOLE .138-.163
body width0.47 inch
subject depth0.865 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact completed and terminatedTIN
Contact point genderFEMALE
Contact materialCOPPER ALLOY
Contact resistance20 mΩ
Contact styleHYBRID
Dielectric withstand voltage2500VDC V
Durability200 Cycles
maximum insertion force.973 N
Insulation resistance500000000 Ω
insulator materialGLASS FILLED THERMOPLASTIC
Manufacturer's serial number51760
Mixed contactsYES
Installation option 1GUIDE PIN
Installation option 2LOCKING
Installation methodRIGHT ANGLE
Installation typeBOARD
Number of connectorsONE
Maximum operating temperature105 °C
Minimum operating temperature-55 °C
Rated current (signal)3 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length0.154 inch
Termination typePRESS FIT
Evacuation force-minimum value.17792 N
PDM: Rev:M
STATUS:
Released
Printed: Dec 20, 2010
.
Can a low noise PGA be implemented using a digital potentiometer?
As shown in the figure below, I want to add a PGA (Programmable Gain Amplifier) to the front end of a high-bit ADC. I see that the noise of the off-the-shelf PGA is usually quite high. I don't know mu...
littleshrimp Analog electronics
The industry insider whistleblower Junzheng 4725 4755’s shocking revelations!
1. In fact, the ECC error correction capability of Ingenic 4725 is only 4bit ECC, which means that the currently used 50nm Flash (8bit ECC error correction requirement) is not well supported, not to m...
KG5 Mobile and portable
What is the difference between build and compile?
In keil uv3, build target "target1" compile *.1c compile *.2c compile *.3c compile *.4c link… programsize… error warning… What is the difference between build and compile?...
fengyun11747 MCU
Verilog writing problem
Why is there no output for the newly added pin after the Verilog program is modified? Is it because of the configuration file?...
Maxwell_CZH FPGA/CPLD
FPGA Power Consumption
The project needs to complete the above functions, namely AD/DA, storage, transmission, control algorithm (control cycle 40us, the algorithm is slightly more complicated than PID, and requires single-...
sudongpo2018 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2668  2847  396  1686  424  54  58  8  34  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号