EEWORLDEEWORLDEEWORLD

Part Number

Search

54122-114-44-1600LF

Description
Board Connector, 88 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle
CategoryThe connector    The connector   
File Size107KB,1 Pages
ManufacturerAmphenol
Websitehttp://www.amphenol.com/
Environmental Compliance
Download Datasheet Parametric View All

54122-114-44-1600LF Overview

Board Connector, 88 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

54122-114-44-1600LF Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerAmphenol
Reach Compliance Codecompliant
body width0.19 inch
subject depth0.63 inch
body length4.4 inch
Body/casing typeRECEPTACLE
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedMatte Tin (Sn) - with Nickel (Ni) barrier
Contact point genderMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleSQ PIN-SKT
Insulation resistance5000000000 Ω
Insulator colorBLACK
insulator materialTHERMOPLASTIC
JESD-609 codee3
Manufacturer's serial number54122
Plug contact pitch0.1 inch
Match contact row spacing0.1 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-65 °C
PCB contact patternRECTANGULAR
PCB contact row spacing2.54 mm
Plating thickness30u inch
Rated current (signal)3 A
GuidelineUL, CSA
reliabilityCOMMERCIAL
Terminal length0.12 inch
Terminal pitch2.54 mm
Termination typeSOLDER
Total number of contacts88
PDM: Rev:K
STATUS:
Released
Printed: Mar 10, 2011
.
EEWORLD University - Object Detection and Recognition Using Neural Networks
Object Detection and Recognition Using Neural Networks : https://training.eeworld.com.cn/course/2044Object Detection and Recognition Using Neural Networks...
chenyy FPGA/CPLD
ARM7 dynamic memory allocation problem
I use the LPC2138 chip and the development software is ADS. The program is as follows: int main(void) { uint8 flag = 0; sys = (SYS_TYPE *) malloc(sizeof(SYS_TYPE)); //Allocate dynamic memory space if(...
tyutlx ARM Technology
Cadence about flash pads
I am learning Cadence software recently. When I was learning to draw DIP package, I saw that I needed to draw the flash pad. I don’t quite understand it. I would like to ask a few naive questions and ...
feng134335 PCB Design
Why does the length of the waveform displayed by the logic analyzer become longer?
[color=#000][font=微软雅黑,]How can the length of the waveform displayed by the logic analyzer become longer? Is this related to the sampling depth? It cannot be greater than the sampling depth? [/font][/...
通通 FPGA/CPLD
Makefile sister term verilog
When using systermverilog for simulation, how to write vcs instructions in Makefile?...
xianw FPGA/CPLD
ADC0809 A/D converter basic application technology
[b]Basic knowledge[/b] ADC0809 is a CMOS component with an 8-bit A/D converter, an 8-way multiplexer, and microprocessor-compatible control logic. It is a successive approximation A/D converter that c...
呱呱 DIY/Open Source Hardware

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1635  532  1497  1974  2501  33  11  31  40  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号